Apparatus and method for direct memory to peripheral and periphe

Details Apparatus and method for direct memory to peripheral and periphe Apparatus and method for direct memory to peripheral and periphe

1986-10-29

1989-03-21

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 1516

Patent

active

048149772

ABSTRACT:
A multi-microprocessor implemented data processing system having a single cycle data transfer capability for its memory mapped peripheral devices is described. A host or controlling microprocessor provides address and control signals for memory accesses. In addition, it also determines that a peripheral operation is desired. When this occurs, a command is sent to the selected peripheral and a memory cycle, fetch or store, for the data transfer is initiated. The address bus is provided with the memory address for the needed data and a special decode that indicates the unique nature of this memory access. Logic circuit means are provided to detect the special decode and to intercept the data bus at the appropriate point in the bus cycle in response thereto. The logic circuit means is adapted to then responsively apply the correct control signals to the peripheral to enable the desired data transfer after the data bus has been intercepted.

REFERENCES:
patent: 3482948 (1984-11-01), Holden
patent: 4038642 (1977-07-01), Bouknecht et al.
patent: 4056848 (1977-11-01), Gilley
patent: 4099236 (1978-07-01), Goodman et al.
patent: 4122520 (1978-10-01), Adamchick et al.
patent: 4128876 (1978-12-01), Ames et al.
patent: 4245300 (1981-01-01), Kaufman et al.
patent: 4249240 (1981-02-01), Barnich
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4346439 (1982-08-01), Huno et al.
patent: 4371932 (1983-02-01), Dinwiddie, Jr. et al.
patent: 4400772 (1983-08-01), Broyles et al.
patent: 4413613 (1968-11-01), Bahrs et al.
patent: 4426679 (1984-01-01), Yu et al.
patent: 4454575 (1984-06-01), Bushaw et al.
patent: 4471427 (1984-09-01), Harris
patent: 4475155 (1984-10-01), Oishi et al.
patent: 4476522 (1984-10-01), Bushaw et al.
patent: 4481580 (1984-11-01), Martin et al.
patent: 4516199 (1985-05-01), Frieder et al.
patent: 4543627 (1985-09-01), Schwab
patent: 4547849 (1985-10-01), Louie et al.
patent: 4589067 (1986-05-01), Porter et al.
patent: 4590556 (1986-05-01), Berger et al.
patent: 4591982 (1986-05-01), Buonomo et al.
patent: 4598356 (1986-07-01), Deom et al.
patent: 4648034 (1987-03-01), Heninger
patent: 4677433 (1987-06-01), Catlin et al.
patent: 4679166 (1987-07-01), Berger et al.
patent: 4695945 (1987-09-01), Irwin
C. Hastings, E. Gordon, R. Blasco, "Minimum Chip-Count Number Cruncher Uses Bipolar Co-Processor", WESCON Conference Record, vol. 25, Paper 3/1, Sep. 1981, pp. 1-7.
iAPX 86, 88 User's Manual, 8/81, pp. S-1 to S-9, (especially p. S-7).
Computer Design--Mar. 1981, pp. 178-182, "Floating Point Microprocessor Implemented as Optional Co-Processor".
Computer Design-Oct. 1979, pp. 182-186, "Floating Point Chip Performs 32- and 64-Bit Operations".

Affiliated with

Also associated with

Rating

Apparatus and method for direct memory to peripheral and periphe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for direct memory to peripheral and periphe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for direct memory to peripheral and periphe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-482906