Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Patent
1987-02-06
1989-05-30
Eisenzopf, Reinhard J.
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
324 62, 437 8, G01R 3102, G01R 2702
Patent
active
048354660
ABSTRACT:
Spot defects are detected utilizing an apparatus which comprises a meander structure formed in a high resistivity material on a substrate. The meandor includes intermediate segments, the ends of which are interconnected by folded segments such that an electrical circuit having electrical resistance R is formed between the ends of the meander. A strip of high electrical conductivity material is formed in substantial alignment with and is electrically insulated from a corresponding one of each of the intermediate segments. Each end of each strip is electrically connected to a corresponding end of a corresponding intermediate segment. Defects are identified by measuring the resistance R, between the ends of the meander. This measured value is then compared to the calculated value of R. If the value of the measured resistance is substantially smaller than the calculated value, a flaw due to a spot of additional high conductivity material, is considered to be present. If the measured resistance is substantially greater than the calculated resistance, a flaw due to a spot of missing high conductivity material is determined to exist. The size of the defects, either additional or missing material, can be determined by additionally measuring the resistance of a path comprising two intermediate segments and a foled segment connected therebetween, then calculating the defect size using predetermined formulae.
REFERENCES:
patent: 4144493 (1979-03-01), Lee et al.
patent: 4386459 (1983-06-01), Boulin
patent: 4516071 (1985-05-01), Buehler
patent: 4542340 (1985-09-01), Chakravarti et al.
Brochure entitled "LithoMap.TM. LM20 Lithography Characterization System", Prometrix, 3255 Scott Blvd., Santa Clara, CA 95054.
Brochure entitled "LithoMap.TM. LM20 Defect Monitor Option", Prometrix Corporation, 3255 Scott Blvd., Santa Clara, CA 95054.
Brochure entitled "Prometrix Announces the Defect Monitor".
Paper entitled "A Multilevel Interconnect Test Vehicle for Wafer Scale Integration", S. Westbrook et al., V--MIC Conf., Jun. 25-26, 1985.
Article entitled "Novel IC Metallization Test Structures for Drop-In Monitors", R. Spencer, Solid State Technology, Sep. 1983.
Article entitled "VLSI Multilevel Metal Defect Characterization System", M. Heath et al., Proceedings IEEE Southeastcon, Apr. 5-8, 1987.
Brochure entitled "Prometrix Introduces Defect Monitor II", Prometrix Corporation, 3255 Scott Blvd., Santa Clara, CA 95054.
Paper entitled "A Comprehensive Test Chip for the Characterization of Multi-Level Interconnect Processes", D. J. Radack et al., V-MIC Conf., Jun. 15-16, 1987.
Paper entitled "Proposed Comprehensive Test Vehicle for Monitoring Multilevel Interconnection Process Variabilities, Misalignment, Parametrics and Defect Density", T. E. Wade, V-MIC Conf., 6/9-10/1986.
"Technique for Determining the Untrimmed Value of an Isolated Resistor in an Integrated Circuit", C. K. Bartley et al., IBM Technical Disclosure Bulletin, vol. 27, No. 1A, Jun., 1984, pp. 2-3.
"Back-Contact Resistor Network Pares Wire Count In FCL Hybrids", Walter et al., Electronics International, vol. 55, No. 10, May 1982, pp. 173-174.
"Resistor Grids in Hybrid Circuits", V. Bapesware Rao et al., Microelectronics Journal, vol. 11, No. 4, Aug. 1980.
Maly Wojciech
Thomas Michael E.
Burns W.
Eisenzopf Reinhard J.
Fairchild Semiconductor Corporation
Murray William H.
Patch Lee
LandOfFree
Apparatus and method for detecting spot defects in integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for detecting spot defects in integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for detecting spot defects in integrated ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2155395