Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2006-04-25
2006-04-25
Chin, Stephen (Department: 2634)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S260000, C375S262000, C375S265000, C714S792000, C714S794000
Reexamination Certificate
active
07035355
ABSTRACT:
An apparatus and method are described for mapping a plurality of multimedia streams (e.g., received from a set of satellite transponders) across a lesser plurality of decoders. In one embodiment, arbitration logic allocates the multimedia streams to divide the decoding load equally among the group of decoders (or at least as equally as possible). Allocation may occur statically, when the system is initialized, or dynamically, as the streams are being processed. In addition, in one embodiment, the arbitration logic monitors the amount of multimedia data for each stream stored in a buffer and causes streams to be serviced by the decoders which have relatively more stored multimedia data.
REFERENCES:
patent: 4015238 (1977-03-01), Davis
patent: 5027374 (1991-06-01), Rossman
patent: 5291499 (1994-03-01), Behrens et al.
patent: 5295142 (1994-03-01), Hatakeyama
patent: 5349608 (1994-09-01), Graham et al.
patent: 5481543 (1996-01-01), Veltman
patent: 5608737 (1997-03-01), Kimura et al.
patent: 5745645 (1998-04-01), Nakamura et al.
patent: 5778192 (1998-07-01), Schuster et al.
patent: 5853498 (1998-12-01), Beneking et al.
patent: 5886995 (1999-03-01), Arsenault et al.
patent: 5907586 (1999-05-01), Katsuragawa et al.
patent: 5974095 (1999-10-01), Kitaura et al.
patent: 6005640 (1999-12-01), Strolle et al.
patent: 6049573 (2000-04-01), Song
patent: 6119265 (2000-09-01), Hara
patent: 6122325 (2000-09-01), Mogre et al.
patent: 6138265 (2000-10-01), Morelos-Zaragoza et al.
patent: 6141391 (2000-10-01), Morelos-Zaragoza et al.
patent: 6148043 (2000-11-01), Fujimoto
patent: 6157997 (2000-12-01), Oowaki et al.
patent: 6189126 (2001-02-01), Ulmer et al.
patent: 6195642 (2001-02-01), Izumi et al.
patent: 6266687 (2001-07-01), Leyonhjelm et al.
patent: 6278725 (2001-08-01), Rouphael et al.
patent: 6301314 (2001-10-01), Murayama
patent: 6563889 (2003-05-01), Shih et al.
patent: 6760385 (2004-07-01), Goodson
patent: 6870883 (2005-03-01), Iwata
patent: 0 762 777 (1997-03-01), None
patent: WO 00/74264 (2000-12-01), None
patent: WO 01/59937 (2001-08-01), None
John G. Proakis, Block and Convolutional Channel Codes, Digital Communications, Fourth Edition, pp. 416-547, McGraw-Hill Series in Electrical and Computer Engineering, New York, NY.
“www.inventra.com/inventra/softcore/workshop/MultiRaFiltDes95/” Mentor Graphics, Hardware Design of Decimators/Interpolators, pp. 1-38.
“www.mentor.com/inventra/softcore/workshop/SDmod95/”, Mentor Graphics, Introduction to AD/DA Converters, pp. 1-27.
http://www.mentor.com/inventra/softcore/workshop/SDHWDes95/ Mentor Graphics, Design of the Decimation & Interpolation Filters, pp. 1-57.
http://www.mentor.com/inventra/softcore/workshop/Applications95/, Mentor Graphics, Sigma Delta Converter Applications, pp. 1-5.
Patent Abstracts of Japan, vol. No. 11, Dec. 26, 1995, & JP 07 226777 A (Hitachi Ltd), Aug. 22, 1995, Abstract.
James Tsui, “Frequency Channelization, Digital Techniques for Wideband Receivers,” Second Edition, pp. 363-396, 2001 Artech House, Inc., Norwood, MA.
Zhengdao Wang and Georgios B.Giannakis, “Wireless Multicarrier Communications where Fourier Meets Shannon,” Department of ECE, University of Minnesota, Minneapolis, MN.., pp. 1-21.
E. Verriest, ISEN, “Implementing an Adaptive Noise Canceling System to Enhance Sonar Receiver Performance Using the TMS320C31 DSP,” ESIEE, Paris, Sep. 1996, Texas Instruments, pp. 1-24.
G.S. Shaw, R.A. Ford, J.C. Anderson, B.W. Zuerdnorfer, A.H. Anderson, “RASSP Benchmark 2 Technical Description,” Massachusetts Institute Of Technology Lincoln Library, 153 pages total.
Bree, et al., “A Bit-Serial Archtecture For A VLSI Viterbi Processor”, Communications Systems Research Group, University of Saskatchewan Saskatoon, IEEE, Wescanex '88, 1988, pp. 72-77.
Biver, et al., “Architectural Design and Realization Of A Single-Chip Viterbi Decoder”, Elsevier Science Publishers B.V.,Integration, The VLSI Journal 8 (1989), Oct., No. 1, Amsterdam, NL, pp. 3-16.
Bree, et al., “A Modular Bit-Serial Architecture For Large Constraint-Length Viterbi Decoding”, Communications Systems Research Group, University of Saskatchewan, Saskatoon, Canada, IEEE International Conference on Communications, 1990, pp. 1501-1506.
Choi, et al., “Viterbi Detector Architecture For High-Speed Optical Storage”, 1997, IEEE TENCON—Speech and Image Technologies for Computing and Telecommunications, ASIC Center Corporate Technical Operations SAMSUNG Electronics, vol. 1, Dec. 1997, pp. 89-92.
Marie-Laure Boucheret, Ivar Mortensen and Henri Favaro, “Fast Convolution Filter Banks For Satellite Payloads with On-Board Processing,” IEEE Journal On Selected Areas In Communications, vol. 17, No. 2, Feb. 1999, pp. 238-247.
W.H. Yim and F.P. Coakley, “On-Board Processing For KA-Band Applications”, University of Surrey, UK, Publication Date, Feb. 11, 1993., XP 000458011, pp. 225-229.
Hashida Mitsuyoshi, “Hierachical Network Management System and Control Method for Network Management Information,” Patent Abstracts of Japan, Publication No. 07226777.
Greenberg Mark
Lais Eric
Shah Manish
Chin Stephen
Christensen Kory D.
Digeo, Inc.
Stoel Rives LLP
Wang Ted M.
LandOfFree
Apparatus and method for decode arbitration in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for decode arbitration in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for decode arbitration in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3535469