Apparatus and method for DC offset reduction

Details Apparatus and method for DC offset reduction Apparatus and method for DC offset reduction

2006-01-31

2006-01-31

Nguyen, Khanh V. (Department: 2817)

Amplifiers

With periodic switching input-output

C330S259000, C327S307000

Reexamination Certificate

active

06992526

ABSTRACT:
A feedback system has a settling time that is independent of the forward gain of the amplifier stage, and a feedback path that is responsive to the magnitude of DC offset in the output signal. Settling time may be made independent of the forward gain of the amplifier stage by providing a constant loop gain in the amplifier stage through active gain control of both the forward and linear feedback amplifier elements. The feedback path may be made responsive to the magnitude of DC offset in the output signal by providing a non-linear transconductance in the feedback path that varies the high pass corner and hence the DC offset reduction time of the amplifier stage in response the magnitude of DC offset in the output signal.

REFERENCES:
patent: 5471665 (1995-11-01), Pace et al.
patent: 6288604 (2001-09-01), Shih et al.
patent: 6298226 (2001-10-01), Lloyd et al.
patent: 6313704 (2001-11-01), Maruyama et al.
patent: 6441686 (2002-08-01), Nakamura
patent: 6674328 (2004-01-01), Uto et al.
patent: 6831510 (2004-12-01), Jiang

Affiliated with

Also associated with

Rating

Apparatus and method for DC offset reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for DC offset reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for DC offset reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3596109