Apparatus and method for converting, and adder circuit

Details Apparatus and method for converting, and adder circuit Apparatus and method for converting, and adder circuit

2005-03-24

2009-11-03

Malzahn, David H (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07613763

ABSTRACT:
An apparatus and method for converting a dual-rail input. The apparatus combines two useful operand bits and two auxiliary operand bits so that, in a data mode, two output operands of three output operands have a value which is different from that of the third output operand. In a preparation mode, the three output operands of the apparatus have the same value. The apparatus and method may preferably be employed in a three-operands adder as an interface between a dual-rail three-bits half adder and a sum-carry stage of a two-bits full adder so to achieve the same level of security as a full implementation of the three-operands adder in dual-rail technology, despite the two-bits full adder being implemented in single-rail technology.

REFERENCES:
patent: 6334136 (2001-12-01), Blomgren et al.
patent: 2003/0028576 (2003-02-01), Bradley
patent: 2003/0145033 (2003-07-01), Bradley et al.
patent: 36 31 992 (1987-11-01), None
patent: 197 82 228 (1989-12-01), None
patent: 2 254 743 (1992-10-01), None
patent: WO-98/29800 (1998-07-01), None
G. A. Ruiz; “Compact four bit carry look ahead CMOS adder in multi-output DCVS logic”; Electronics Letters, vol. 32, No. 17, Aug. 15, 1996.
Fu-Chiung Cheng et al.; “Delay-Insensitive Carry-Lookahead Adders”; VLSI Design, 1997 Proceedings, 10th International Conference on Hyderabad, India Jan. 4-7, 1997, Los Alamitos, CA., USA, IEEE Comput. Soc, US, Jan. 4, 1997, pp. 322-328.
Neil H. E. Weste & Kamran Eshraghian; “Principles of CMOS VLSI Design”; 1985, Addison-Wesly, United States of America, pp. 160-173.
G.A. Ruiz and M.A. Manzano; “Compact 32-bit CMOS adder in multiple-output DCVS logic for self-timed circuits”; IEE Proceedings—Circuits Devices Syst., vol. 147, No. 3, Jun. 8, 2000, pp. 183-188.
John L. Hennessy & David a. Patterson; “Computer Architecture A Quantitative Approach”; Appendix A. Morgan Kaurmann Publishers, Inc. 1996.

Affiliated with

Also associated with

Rating

Apparatus and method for converting, and adder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for converting, and adder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for converting, and adder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4063460