Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2006-04-18
2006-04-18
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S263000
Reexamination Certificate
active
07030675
ABSTRACT:
A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.
REFERENCES:
patent: 5555214 (1996-09-01), Sung et al.
patent: 5633830 (1997-05-01), Sung et al.
patent: 5764080 (1998-06-01), Huang et al.
patent: 5802540 (1998-09-01), Sung et al.
patent: 5828229 (1998-10-01), Cliff et al.
patent: 5970255 (1999-10-01), Tran et al.
patent: 6011744 (2000-01-01), Sample et al.
patent: 6049255 (2000-04-01), Hagberg et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6128692 (2000-10-01), Sung et al.
patent: 6147520 (2000-11-01), Kothandaraman et al.
patent: 6236231 (2001-05-01), Nguyen et al.
patent: 6252419 (2001-06-01), Sung et al.
patent: 6279073 (2001-08-01), McCracken et al.
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6477115 (2002-11-01), Inoshita et al.
patent: 6504790 (2003-01-01), Wolford
patent: 2005/0088219 (2005-04-01), Kim
Michael B. Bendak et al., “CMOS VLSI Implementation of Gigabyte/Second Computer Network Links”, IEEE, 1996, pp. 269-272.
“Virtex-II 1.5V Field-Programmable Gate Arrays”, XILINX, DS031-2 (V1.5), Apr. 2, 2001, p. 1-36.
Andrea Boni et al., “LVDS I/O Interface for GB/S-Per-Pin Operation in 0.35-um CMOS” IEEE Journal of Solid-State Circuits, vol. 36, No. 4, Apr. 2001, pp. 706-711.
“Apex II Programmable Logic Device Family”, Altera Corporation, May 2001, pp. 1-8, 38-59.
“Apex 20K Programmable Logic Device Family”, Altera Corporation, May 2001, pp. 1-8, 37-47.
Chong Yan
Huang Joseph
Kim Henry
Nguyen Khai
Sung Chiakang
Altera Corporation
Nguyen Linh My
LandOfFree
Apparatus and method for controlling a delay chain does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for controlling a delay chain, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for controlling a delay chain will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3621463