Patent
1996-05-01
1998-08-04
Beausoliel, Jr., Robert W.
G06F 1100
Patent
active
057907714
ABSTRACT:
An arrangement for configuring a reconfigurable system having a plurality of resources includes a compiler that configures the resources to implement a functional system in accordance with a user design. A defect database is also provided that (1) stores information indicating which of the resources is defective when the resources contain at least one defective resource, and (2) supplies the information to the compiler such that the compiler does not use the defective resource when the compiler configures the resources to implement the user design. The arrangement also includes a detection subsystem that repeatedly and redundantly tests operational condition of the resources grouped in different groups to detect the defective resources.
REFERENCES:
patent: 4873687 (1989-10-01), Breu
patent: 5425036 (1995-06-01), Liu et al.
patent: 5452227 (1995-09-01), Kelsey et al.
patent: 5493507 (1996-02-01), Shinde et al.
patent: 5541862 (1996-07-01), Bright et al.
patent: 5568491 (1996-10-01), Beal et al.
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5604888 (1997-02-01), Kiani-Shabestari et al.
patent: 5633813 (1997-05-01), Srinivasan
patent: 5650938 (1997-07-01), Bootehsaz et al.
Wang et al., "Computer-Aided Modeling & Evaluation of Reconfigurable VLSI Processor Arrays with VHDL", IEEE Trans on Computer-Aided Design, vol. ll, No. 2, Feb. 1992, pp. 185-197.
Wang et al., "Design for Diagnosability & Diagnostic Strategies of WSI Array Architectures"IEEE, Jan. 1994, pp. 208-217.
Wang et al., "Integrated Diagnosis & Reconfiguration Process for Defect Tolerant WSI Processor Arrays", IEEE Proceed. on Wafer Scale Integration, Jan. 1994, pp. 198-207.
Kelly et al., "Defect Tolerant SRAM Based FPGAs", 1994, pp. 479-482, IEEE.
Howard et al. "The Yield Enhancement of Field-Programmable Gate Arrays", 1994, vol. 2 (1), pp. 115-123, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
Johnson et al., "General-Purpose Systolic Arrays", 1993 pp. 20-31, IEEE.
Walker, "Tolerance of Delay Faults", 1992, pp. 207-214, International Workshop on Defect and Fault Tolerance in VLSI Systems IEEE.
McCluskey, "Logic Design Principles", 1986, pp. 465-469, Prentice-Hall.
Culbertson W. Bruce
Kuekes Philip J.
Beausoliel, Jr. Robert W.
Elmore Stephen C.
Hewlett--Packard Company
Li Thomas X.
LandOfFree
Apparatus and method for configuring a reconfigurable electronic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for configuring a reconfigurable electronic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for configuring a reconfigurable electronic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1187777