Apparatus and method for comparing and validating digital words

Details Apparatus and method for comparing and validating digital words Apparatus and method for comparing and validating digital words

1996-05-29

1998-05-19

Chung, Phung M.

Excavating

371 48, G06F 702, H04L 100

Patent

active

057545693

ABSTRACT:
An apparatus for comparing and validating digital words uses a single dual-logic transistor arrangement to execute comparison and validation functions. A validation dual-logic circuit is achieved with a first configuration of input connections to the dual-logic transistor arrangement. The validation dual-logic circuit identifies a valid state between a valid bit of a first digital word and a valid bit of a second digital word. A comparison dual-logic circuit is achieved with a second configuration of input connections to the dual-logic transistor arrangement. The comparison dual-logic circuit identifies a match between a selected bit of the first digital word and a corresponding bit of the second digital word. The number of comparison dual-logic circuits used corresponds to the bit length of the digital words being compared. A single output node generates a match signal when the first and second digital words are identical and the validation function is satisfied.

REFERENCES:
patent: 5187631 (1993-02-01), Baylac et al.

Affiliated with

Also associated with

Rating

Apparatus and method for comparing and validating digital words does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for comparing and validating digital words, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for comparing and validating digital words will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1860777