Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1999-02-01
2000-07-25
Brown, Glenn W.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
324760, 3241581, G01R 3102
Patent
active
06094059&
ABSTRACT:
A technique for testing/stressing integrated circuit devices, especially wafers, having a plurality of contacts on one face thereof arranged in a predetermined pattern is provided. An interposer having a dielectric substrate and a device contact face and a tester contact face is provided. A first plurality of releasable connectors on the device contact are face arranged in the same predetermined pattern, and a second plurality of releasable connectors are arranged in the same predetermined pattern on the tester contact face. The releasable connections are formed of dendrites. Conducting vias connect the corresponding connectors of the first and second releasable connectors respectively. A test head is provided having a plurality of contact pads also arranged in the same predetermined pattern. Circuitry is provided on the test head to connect each of the contact pads thereon with external leads extending to provide signal contact to each of the contact pads on the test head. The interposer is positioned between the IC device and the test head, with the contacts on the IC device in contact with the first plurality of connectors and the contact pads on the test head in contact with the second plurality of connectors. Signals are provided to the connector pads from the electrical leads for performing testing and/or burn-in of the integrated circuit device. The testing is performed at elevational temperatures. A test head structure is also disclosed.
REFERENCES:
patent: 3634807 (1972-01-01), Grobe et al.
patent: 3680037 (1972-07-01), Nellis et al.
patent: 4408814 (1983-10-01), Takashi et al.
patent: 4581679 (1986-04-01), Smolley
patent: 5163834 (1992-11-01), Chapin et al.
patent: 5187020 (1993-02-01), Kwon et al.
patent: 5248262 (1993-09-01), Busacco et al.
patent: 5297967 (1994-03-01), Baumberger et al.
patent: 5313097 (1994-05-01), Haj-Ali-Ahmadi et al.
patent: 5313157 (1994-05-01), Pasiecznik, Jr.
patent: 5336992 (1994-08-01), Saito et al.
patent: 5420520 (1995-05-01), Anschel et al.
patent: 5534784 (1996-07-01), Lum et al.
patent: 5726580 (1998-03-01), Wood et al.
patent: 5764071 (1998-06-01), Chan et al.
patent: 5848465 (1998-12-01), Hino et al.
patent: 5859539 (1999-01-01), Wood et al.
patent: 5880590 (1999-03-01), Desai et al.
patent: 5886535 (1999-03-01), Budnaitis
"Soft Probe for Direct Chip Cell Burn-in," Pape, et al., IBM Technical Disclosure Bulletin, vol. 35, No. 1B, Jun., 1992.
Frankeny Jerome A.
Ingraham Anthony P.
Kamperman James Steven
Wilcox James Robert
Brown Glenn W.
Hogg William N.
International Business Machines - Corporation
LandOfFree
Apparatus and method for burn-in/testing of integrated circuit d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for burn-in/testing of integrated circuit d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for burn-in/testing of integrated circuit d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1339066