Static information storage and retrieval – Addressing – Sync/clocking
Patent
1994-10-07
1996-09-03
Nelms, David C.
Static information storage and retrieval
Addressing
Sync/clocking
365194, 327172, 327176, 327291, 327293, 327294, G11C 700, H03K 3017, H03K 300
Patent
active
055530338
ABSTRACT:
In an address transition detection summing circuit, the varying address signal pulse widths can result in output signals from the address transition detection summing circuit which can compromise the performance of the associated memory circuitry. A parallel signal delay path, activated by the leading edge of the address signal, is incorporated in the address transition detection summing circuit and a logic ANDing element so that not only is the signal resulting from the trailing edge of the address signal applied to the logic ANDing element, but the trailing edge signal from the parallel signal delay path must be applied to the logic ANDing element before the trailing edge of the output pulse from the address transition detection summing circuit is generated. In the manner, an address transition always results in an output signal pulse having a preselected minimum width.
REFERENCES:
patent: 4404474 (1983-09-01), Dingwall
patent: 4583008 (1986-04-01), Grugett
patent: 5306963 (1994-04-01), Leak
patent: 5404327 (1995-04-01), Houston
Donaldson Rich
Heiting Leo
Holloway William W.
Nelms David C.
Phan Trong
LandOfFree
Apparatus and method for an address transition detector summing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for an address transition detector summing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for an address transition detector summing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1956595