Apparatus and method for allocating resources within a...

Information security – Access control or authentication – Network

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S153000, C718S102000, C718S104000, C718S105000

Reexamination Certificate

active

07657933

ABSTRACT:
An apparatus is described comprising: a plurality of security processing resources for processing two or more different types of data traffic within a cryptographic processor; a first scheduler to provide a first type of data traffic to a first predefined subset of the security processing resources using a first scheduling technique; and a second scheduler to provide a second type of data traffic to a second predefined subset of the security processing resources using a second scheduling technique.

REFERENCES:
patent: 4099235 (1978-07-01), Hoschler et al.
patent: 6157955 (2000-12-01), Narad et al.
patent: 6262989 (2001-07-01), Gemar et al.
patent: 6289369 (2001-09-01), Sundaresasn
patent: 6366945 (2002-04-01), Fong et al.
patent: 6442165 (2002-08-01), Sitaraman et al.
patent: 6477646 (2002-11-01), Krishna et al.
patent: 6550020 (2003-04-01), Floyd et al.
patent: 6789147 (2004-09-01), Kessler et al.
patent: 6986140 (2006-01-01), Brenner et al.
patent: 7243351 (2007-07-01), Kundu
patent: 7266703 (2007-09-01), Anand et al.
patent: 7318160 (2008-01-01), Hopkins et al.
patent: 2001/0003831 (2001-06-01), Boland
patent: 2002/0181476 (2002-12-01), Badamo et al.
patent: 2002/0184489 (2002-12-01), Mraz
patent: 2002/0191790 (2002-12-01), Anand et al.
patent: 2003/0020621 (2003-01-01), Kessler et al.
patent: 2003/0023846 (2003-01-01), Krishna et al.
patent: 2003/0074388 (2003-04-01), Pham et al.
patent: 2003/0149883 (2003-08-01), Hopkins et al.
patent: 2003/0196081 (2003-10-01), Savarda et al.
patent: 2004/0037299 (2004-02-01), Pandya
patent: 2004/0128553 (2004-07-01), Buer et al.
patent: 2004/010912 (2004-09-01), None
Corrent Takes Industry Lead With Delivery of Single-Chip Gigabit Speed Internet Security Processors, Corrent Corporation, Dec. 2001, Retrieved from the Internet on Jan. 7, 2006: <URL: http://corrent.com
ews—detail.php?id=46>.
Pierson et al, Context-Agile Encryption for High Speed Communication Networks, ACM SIGCOMM Computer Communication Review, vol. 29, Issue 1 (Jan. 1999), Retrieved from the Internet on Jan. 7, 2006: <URL: http://portal.acm.org/citation.cfm?id=505757>.
Cavium Says . . . Canny Crypto Cruncher Manifests Multiple Modes, AnalogZone, Jul. 2002, Retrieved from the Internet on Jan. 9, 2006: <URL: http://www.analogzone.com
etp0715a.htm>.
Scholander et al., “The Effect of Algorithm-Agile Encryption on ATM Quality of Service”, IEEE, 1997, Retrieved from the Internet on May 11, 2004: <URL:http://ieeexplore.ieee.org/iel3/5002/13722/00632591.pdf?tp=&arnumber=632591&isnumber=13722>.
Carlson et al., “A High Performance SSL IPSEC Protocol Aware Security Processor”, IEEE, Feb. 2003, Retrieved from the Internet on May 11, 2004: <http://ieeexplore.ieee.org/iel5/8736/27661/01234240.pdf?tp=&arnumber=1234240&isnumber=27661>.
Tarman et al., “Algorithm-Agile Encryption in ATM Networks”, IEEE, Sep. 1988, Retrieved from the Internet on May 11, 2004: <http://ieeexplore.ieee.org/iel4/2/15348/00708451.pdf?arnumber=708451>.
“Secure Flow Processing Enhances QoS in Routers”, EETimes, Jun. 2002, Retrieved from the Internet on May 11, 2004: <http://www.eetimes.com/story/OEG20020611S0009>.
Microsoft Computer Dictionary, 5thEdition, 2002, p. 406.
“Queue (data structure)”, Wikipedia, Retrieved from the Internet on Jul. 29, 2008: <URL: http://en.wikipedia.org/wiki/Queue—(data—structure)>.
Smith et al., “The Astronautics ZS-1 Processor”, IEEE, 1988, Retrieved from the Internet on Jan. 15, 2009: <URL: http://www.eecs.umich.edu/˜jringenb/Astro—ZS-1.pdf >.
Cavium Networks Introduces World's first Multi Service Processor Family. Press Release Jul. 2002. http://www.cavium.com
ewsevents—nitrox—plus.htm lst-3rd and 6th.
Architecture Powers up IPSec, SSL. EETimes, Jan. 2002. http://eet.com/article/printableArticle.jhtml?articleID=16503884&url—prefix=story&sub—taxonomyID=.
Loring W., and Will W. Startup promises multilayer security silicon. Electronic Engineering Times, Oct. 2001 Retrieved from ProQuest Database.
Caviu Networks, “Cavium Networks Introduces Industry's Highest Performance Network Security Processor Family,” Oct. 15, 2001, Retrieved from the Internet on Jun. 28, 2006: <URL; http://www.cavium.com
ewsevents—products.html>.
Cavium Networks delivers World's Fastest Security Maco Processor, Apr. 8, 2002, Retrieved from the Internet on Jun. 28, 2006; <URL; http://www.cavium.com
ewsevents—sampling.html>.
Startup Offers Gains in Multilayer Security Silison, Oct. 15, 2001, Retrieved from the Internet on Jun. 28, 2006: <URL; http://www.eetimes.com/story/OEG2001105S0059/>.
Seaway/HIFN, “Multi-Gbps Mutli-Function Security Gateway System Design”, Mar. 2003, pp. 15.
Cavium Says, “Canny Crypto Cruncher Manifests Multiple Modes”, pp. 1-5, AnalogZone, Jul. 2002, http://www.analogzone.com
tep0715a.htm.
Office Action from U.S. Appl. No. 11/411,944, mailed Sep. 20, 2007, 9 pgs.
Cheng, et al., “Scheduling in Parallel Systems with a Hierarchical Organization of Tasks”, ACM, 1992, retrieved from the internet Nov. 12, 2008: url http://portal.acm.org/citation.cfm?id=143369.143437>. 10 pages.
Curran et al., “A Comparison of Basis CPU Scheduling Algorithms for Multiprocessor Unix”, Computer Systems, 1990, retrieved from the Internet Nov. 12, 2008 on url http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.207371>. 16 pages.
Santoso, et al., “Simulation Environment for Job Scheduling on Distributed Systems” ICCS, 2002, retrieved from the internet Nov. 12, 2008 at url http://www.springerlink.com/content/vmq6yybegcwttxmw/fulltext.pdf>. 10 pages.
Tripathi, et al., “Processor Scheduling in Multiprocessor Systems” 1992, retrieved from the internet Nov. 12, 2008 at url http://www.springerlink.com/content/f4126307131546/fulltext.pdf>. 18 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and method for allocating resources within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for allocating resources within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for allocating resources within a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4234288

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.