Pulse or digital communications – Synchronizers
Patent
1995-05-30
1998-04-28
Chin, Wellington
Pulse or digital communications
Synchronizers
371 1, 327161, 395558, 34082561, 3408252, H04L 700
Patent
active
057455333
ABSTRACT:
When a selector selects a first input terminal, a first loop circuit is formed including first and second input buffer circuits and an output buffer circuit. When the selector selects a second input terminal, a second loop circuit is formed including the first input buffer circuit and the output buffer circuit. When the selector selects a third input terminal, a third loop circuit is formed including the first input buffer circuit, a variable delay line (VDL), and the output buffer circuit. From the oscillating frequencies of loop circuits each formed as a ring oscillator, their respective signal delay times are obtained. By equalizing characteristics of first and second input buffer circuits, through a mutual operation using the signal delay times of respective loop circuits, a propagation delay time over a timing signal supply path including the first input buffer circuit and the VDL and stretching to a flip-flop is obtained precisely.
REFERENCES:
patent: 5369640 (1994-11-01), Watson et al.
patent: 5515403 (1996-05-01), Sloan et al.
Asada Yoshimi
Nakada Tatsumi
Chin Wellington
Fujitsu Limited
Luthes William
LandOfFree
Apparatus and method for adjusting the skew of a timing signal u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for adjusting the skew of a timing signal u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for adjusting the skew of a timing signal u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1540340