Apparatus and method for a four address arithmetic unit

Details Apparatus and method for a four address arithmetic unit Apparatus and method for a four address arithmetic unit

1996-01-02

1996-09-24

Donaghue, Larry D.

Boots, shoes, and leggings

395375, 364DIG2, 3649463, 3649462, 3649236, 364924, G06F 738

Patent

active

055600395

ABSTRACT:
An instruction execution unit having an instruction format with four addresses. Two of the addresses may be defined as sources for operands. Two of the four addresses may be defined as a destination for the result of the computational unit and a pointer updated by a pointer pipeline. There are two arithmetic pipelines, and two pointer pipelines that operate in parallel to perform computations indicated by specially developed instruction format. The pipelines are specially optimized for Hidden Markov Models and Dynamic Time Warping procedures used for pattern recognition. The available addresses that can be used as two sources of operands are not symmetrical. Therefore, the instruction set is implemented such that operations are defined in pairs with counterpart operations using reciprocal operands to add full flexibility to the arithmetic pipeline. Using four address instruction format with a specialized type field, the present invention is able to develop a fully flexible addressing scheme offering up to 27 different addressing combinations for each instruction format. Further, computations within an arithmetic pipeline may be performed utilizing source data in byte or word format within any degradation in processing efficiency.

REFERENCES:
patent: 4084235 (1978-04-01), Hirtle et al.
patent: 4209841 (1980-06-01), Bambara et al.
patent: 4250545 (1981-02-01), Blahut et al.
patent: 4295193 (1981-10-01), Pomerene
patent: 4373191 (1983-02-01), Fette et al.
patent: 4395699 (1983-07-01), Sternberg
patent: 4414626 (1983-11-01), Arai et al.
patent: 4654785 (1987-03-01), Nishiyama et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4790026 (1988-12-01), Gennery et al.
patent: 4819233 (1989-04-01), Delucia et al.
patent: 4849921 (1989-07-01), Yasumoto et al.
patent: 4953115 (1990-08-01), Kanoh
patent: 4982352 (1991-01-01), Taylor et al.
patent: 5014327 (1991-05-01), Potter et al.
patent: 5045993 (1991-09-01), Murakami et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5111512 (1992-05-01), Fan et al.
patent: 5142634 (1992-08-01), Fite et al.
patent: 5148386 (1992-09-01), Hori
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5203002 (1993-04-01), Wetzel
patent: 5226091 (1993-07-01), Howell et al.
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5265174 (1993-11-01), Nakatsuka
patent: 5299321 (1994-03-01), Iizuka
patent: 5303356 (1994-04-01), Vassiliadis et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5371864 (1994-12-01), Chuang
patent: 5404552 (1995-04-01), Ikenaga
patent: 5408625 (1995-04-01), Narita et al.
patent: 5416913 (1995-05-01), Grochowski et al.
patent: 5434872 (1995-07-01), Petersen et al.
patent: 5437042 (1995-07-01), Culley et al.
patent: 5452432 (1995-09-01), Macachor
patent: 5459798 (1995-10-01), Bailey et al.
patent: 5485629 (1996-01-01), Dulong
English Translation of Japanese Kokai 58-24975 (to Komiya, publ. Feb. 15, 1983).
English Translation of Japanese Kokai 63-282586 (to Minewaki, publ. Nov. 18, 1988).
Labrousse et al., "Create-Life: A Modular Design Approach for High Performance ASICs", Mar. 2, 1990.
Adams et al., "Utilizing Low Level Parallelism in General Purpose Code: The HARP Project", Microprocessing and Microprogramming 29 (1990) 137-149.
DeGloria et al., "A Programmable Instruction Format Extension to VLIW Architectures", Comp Eur 1992 Proceedings, May 4-8, 1992.
Matterne et al., "A Flexible High Performance 2-D Discrete Cosine Transform I.C.,", Phillips Research Laboratories, IEEE 1989.
Houzet et al., "GFlops: A General Flexible Linearly Organized Parallel Structure for Images", IEEE 1991.
Steven et al., "iHarp: A Multiple Instruction Issue Processor", IEEE Proceedings--E, vol. 139, No,. 5, Sep. 1992.

Affiliated with

Also associated with

Rating

Apparatus and method for a four address arithmetic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for a four address arithmetic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for a four address arithmetic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1948392