Apparatus and method for a digital delay locked loop

Details Apparatus and method for a digital delay locked loop Apparatus and method for a digital delay locked loop

2005-07-19

2005-07-19

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S175000, C327S176000

Reexamination Certificate

active

06919749

ABSTRACT:
A circuit and method is shown for digital control of delay lines in a delay locked loop (DLL) system. A pair of multiplexors (MUXes) is used to select output taps from a pair of complementary delay lines that delay a reference clock signal in order to lock onto a received clock signal. An output tap from one delay line is used to produce a rising edge in an output clock signal while a corresponding tap in the complementary delay line is used to produce a falling edge in the output signal in order to correct for distortion. The MUXes are controlled based on a phase difference detected between the received clock signal and a feedback clock corresponding to the output clock signal. Another aspect of the present invention provides for generation of a quadrature clock by interpolating between the rising and falling edges selected for the output clock signal. Still another aspect of the present invention provides for selectively disabling unused elements of the delay lines to reduce power consumption.

REFERENCES:
patent: 5614855 (1997-03-01), Lee et al.
patent: 5939912 (1999-08-01), Rehm
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6133773 (2000-10-01), Garlepp et al.
patent: 6137328 (2000-10-01), Sung
patent: 6147531 (2000-11-01), McCall et al.
patent: 6181178 (2001-01-01), Choi
patent: 6198326 (2001-03-01), Choi et al.
patent: 6204709 (2001-03-01), Searle et al.
patent: 6205191 (2001-03-01), Portmann et al.
patent: 6229358 (2001-05-01), Boerstler et al.
patent: 6229359 (2001-05-01), Chesavage
patent: 6232812 (2001-05-01), Lee
patent: 6247138 (2001-06-01), Tamura et al.
patent: 6262608 (2001-07-01), O'Hearcain et al.
patent: 6342796 (2002-01-01), Jung
patent: 6396250 (2002-05-01), Bridge
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6486716 (2002-11-01), Minami et al.
patent: 6642760 (2003-11-01), Alon et al.
Jung-Bae Lee, et al.,Digitally-Controlled DLL, and I/O Circuit for 500Mb/s/pin ×16 DDR SDRAM,ISSCC 2001, Session 4 High-Speed Digital Interfaces, 4.6, Feb. 5, 2001, 2 pages.

Affiliated with

Also associated with

Rating

Apparatus and method for a digital delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for a digital delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for a digital delay locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3415830