Apparatus and method for a digital delay locked loop

Details Apparatus and method for a digital delay locked loop Apparatus and method for a digital delay locked loop

2002-03-29

2003-11-04

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S175000, C327S276000, C327S277000

Reexamination Certificate

active

06642760

ABSTRACT:

FIELD OF THE INVENTION
This present invention relates to digital circuits. More specifically, it relates to delay locked loop design.
BACKGROUND OF THE INVENTION
Accurate high-speed clock signals are often used for transmitting and receiving data in high-speed circuits, such as high-speed memory devices or high speed bus channels. However, high speed clock signals often become distorted during transmission and reception. Consequently, high speed circuits, such as dynamic random access memory (DRAM) devices, often recover an externally provided high-speed clock signal by locking an accurate internally generated clock signal to the distorted externally provided clock signal.
A delayed locked loop (DLL) is typically used to delay the internally generated clock signal in order to match the phase of the internally generated clock signal to the phase of some reference clock signal. Typically, a phase-detection circuit in the DLL compares the phase of the internal clock signal to the reference signal and a control-logic block that is coupled to the output of the phase-detection circuit is used to increase or decrease a delay produced by a chain of delay elements used to delay the internal clock signal. U.S. Pat. Nos. 5,945,862 and 6,125,157 to Donnelly et al. represent two approaches to locking an internal clock signal to an external clock signal using delay elements.
It is desirable to provide for a fully digital DLL circuit that can be fabricated using standard digital design techniques.
SUMMARY OF THE INVENTION
In accordance with a first aspect of the present invention, a circuit for selectively delaying a reference clock signal is provided. The circuit includes a phase splitter coupled to a first delay line and a second delay line. Each delay line includes a set of output taps and has a multiplexor that is selectively coupled to the output taps. An output of each multiplexor is coupled to a latch. The latch provides an output clock signal, which may be fed back to a phase detector, where the phase detector also receives an input clock signal. A controller is coupled to the phase detector and, depending upon the output of the phase detector, provides control signals to each multiplexor.
In a preferred embodiment, the circuit is implemented using standard digital design techniques.
In accordance with a second aspect of the present invention, a method for recovering a clock signal from an input clock signal is provided. The method includes converting a reference clock signal into an in-phase reference and a complementary reference, and selectively delaying the in-phase reference and the complementary reference. The method further includes generating an output clock signal from the selected in-phase reference and the selected complementary reference.
In accordance with the preferred embodiment, the selective delay of the in-phase reference and the complementary reference is based upon a difference signal determined by comparing an input clock signal with a feedback clock signal, where the feedback clock signal is related to the output clock signal.
In accordance with another embodiment, the method is implemented using digital design techniques.
This summary is not intended to be all-inclusive, but rather illustrative. These and other aspects of the present invention, and its various embodiments, are described in greater detail below.


REFERENCES:
patent: 5614855 (1997-03-01), Lee et al.
patent: 5939912 (1999-08-01), Rehm
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6133773 (2000-10-01), Garlepp et al.
patent: 6137328 (2000-10-01), Sung
patent: 6147531 (2000-11-01), McCall et al.
patent: 6181178 (2001-01-01), Choi
patent: 6198326 (2001-03-01), Choi et al.
patent: 6204709 (2001-03-01), Searle et al.
patent: 6205191 (2001-03-01), Portmann et al.
patent: 6229358 (2001-05-01), Boerstler et al.
patent: 6229359 (2001-05-01), Chesavage
patent: 6232812 (2001-05-01), Lee
patent: 6247138 (2001-06-01), Tamura et al.
patent: 6262608 (2001-07-01), O'Hearcain et al.
patent: 6342796 (2002-01-01), Jung
patent: 6396250 (2002-05-01), Bridge
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6486716 (2002-11-01), Minami et al.
Jung-Bae Lee, et al.,Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin×16 DDR SDRAM, ISSCC 2001, Session 4, High-Speed Digital Interfaces, 4.6, Feb. 5, 2001, 2 pages.

Affiliated with

Also associated with

Rating

Apparatus and method for a digital delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for a digital delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for a digital delay locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3182680