API communications for vertex and pixel shaders

Details API communications for vertex and pixel shaders API communications for vertex and pixel shaders

2006-06-26

2010-02-09

Nguyen, Hau H (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphic processing system

Graphic command processing

C345S426000, C345S519000, C345S537000

Reexamination Certificate

active

07659902

ABSTRACT:
A three-dimensional API for communicating with hardware implementations of vertex shaders and pixel shaders having local registers. With respect to vertex shaders, API communications are provided that may make use of an on-chip register index and API communications are also provided for a specialized function, implemented on-chip at a register level, that outputs the fractional portion(s) of input(s). With respect to pixel shaders, API communications are provided for a specialized function, implemented on-chip at a register level, that performs a linear interpolation function and API communications are provided for specialized modifiers, also implemented on-chip at a register level, that perform modification functions including negating, complementing, remapping, stick biasing, scaling and saturating. Advantageously, these API communications expose these very useful on-chip graphical algorithmic elements to a developer while hiding the details of the operation of the vertex shader and pixel shader chips from the developer.

REFERENCES:
patent: 4805098 (1989-02-01), Mills Jr. et al.
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 5027270 (1991-06-01), Riordan et al.
patent: 5398328 (1995-03-01), Weber et al.
patent: 5580232 (1996-12-01), McEndarfer
patent: 5590294 (1996-12-01), Mirapuri et al.
patent: 5673377 (1997-09-01), Berkaloff
patent: 5801717 (1998-09-01), Engstrom et al.
patent: 5812136 (1998-09-01), Keondjian
patent: 5822570 (1998-10-01), Lacey
patent: 5844569 (1998-12-01), Eisler et al.
patent: 5864703 (1999-01-01), Van Hook et al.
patent: 5880736 (1999-03-01), Peercy et al.
patent: 5949424 (1999-09-01), Cabral et al.
patent: 5964843 (1999-10-01), Eisler et al.
patent: 6008816 (1999-12-01), Eisler et al.
patent: 6452595 (2002-09-01), Montrym et al.
patent: 6525737 (2003-02-01), Duluk et al.
Abrash, M., “Inside Box Graphics,” Dr. Dobb's J., Aug. 2000, 21-22, 24-26.
Antinori, F. et al., “Experience with a 30 cm2silicon pixel plane in CERN experiment WA97,” Nucl. Imtr. Meth. Phys. Res. A., 1995, 360, 91-97.
Bachstein, W. et al., “Single-Chip erledigt Multimedia,” Elektronik, 1996, 17, 58-62.
Bajaj, C. et al., “Making 3D Textures Practical,” IEEE: Proceedings-Seventh Pacific Conference on Computer Graphics and Applications, Oct. 5-7, 1999, 259-269.
Bakalash, R. et al., “A Barrel Shift Microsystem for Parallel Processing,” in Micro 23 Microprogramming and Microarchitecture, IEEE: Proceedings of the 23rd Annual Workshop and Symposium, Orlando Florida, Nov. 27-29, 1990, 223-229.
Bankston, J. et al., “Pipeline Processing with Modula-2,” J. Pascal, Ada, & Modula-2, 1986,5(5), 46-51.
Biernat, M.J. et al., “Approximate Shadow Generation,” IEEE Montech Conferences, Nov. 9-12, 1987, 97-101.
Brechbiihler, CH. et al., “Parametrization of Closed Surfaces for 3-D Shape Description,” Comp. Vision Image Understanding, Mar. 1995, 61(2), 154-170.
Chen, Li, “Generalization Discrete Object Tracking Algorithms and Implementation,” in Vision Geometry VI, Proceedings of SPIE, Melter, RA. et al, (eds.), Jul. 28-29, 1997, 3168, 184-195.
Chiarulli, D.M. et al., “Draft: A Dynamically Reconfigurable Processor for Integer Arithmetic,” IEEE: Proceedings-7TH Symposium on Computer Arithmetic, University of Illinois, Hwang, K. (ed.), Jun. 4-6, 1985, 309-317.
Cox, M. et al., “Multi-Level Texture Caching for 3D Graphics Hardware,” IEEE: Proceedings-The 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 1, 1998, 86-97.
Dietz, P.H. et al., “Simple Networks for Pixel Plane Median Filtering,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Dec., 1993, 40(12), 799-801.
Grimes, J., et al., “A New Processor With 3-D Graphics Capabilities,” NCGA '89 Conference Proceedings: 10th Annual Conference and Exposition Dedicated to Computer Graphics, Philadelphia, Pennsylvania, Apr. 17-20, 1989, vol. I, 275-284.
Grimes, J., et al., “The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities,” IEEE Computer Graphics and Applications, Jul. 1989, 85-194.
Gomes, J. et al., “Graphical Objects,” The Visual Computer, 1996, 22, 269-282.
Gordon, R.L., Ph.D. et al., Window Management, Graphics, and Operating Systems, Operating Systems Review, Jul. 1987, 21(3), 5-8.
Goris, A. et al., “A Configurable Pixel Cache for Fast Image Generation,” IEEE Computer Graphics and Applications, Mar. 1987, 24-32.
Haig, T., “How to program in machine language,” Electronics, Aug. 1982, 94-96, 98, 100-103.
Harrison, J.P. et al., “The Role of Microcomputers in Interactive Graphical Planning,” Engin. Software for Microcomputers, Proc., Apr. 1984, 631-641.
Ho, C-H et al., Efficient Point-Based Rendering Techniques for Haptic Display of Virtual Objects: Presence, Oct. 1999, 8(5), 477-491.
Hoffman, C. et al., “Automatic Surface Generation in Computer Aided Design.” supported by the National Science Foundation, Department of Computer Science, Cornell University, Ithaca, New York, Jan. 1985, I-22.
Hummel, R., “Render Benders: 26 Graphics Cards for Fast 3-D,” Byte, Mar. 1998, 112-119.
James, M., “3-D graphics to become accessible to all,” Scientific Computing World, Feb. 1997, 41 and 43.
Johnson, S.P., “Direct3D Revealed: Microsoft's 3-D API provides device-independent access to acceleration hardware. Here's how it works,” Core Technologies, http:/byte.com/art/9612/sec5/art4.htm. Dec. 1996, 5 pages.
Jones, M. et al., “High-Performance Graphics Via Silicon Compilation,” VLSI Systems Design, Mar. 1987, 32, 33, 36 and 38.
Kaya, E.M., “New Trends in Graphic Display System Architecture,” in Frontiers in Computer Graphics, Proceedings of Computer Graphics, Tokyo '84, Kunii, T.L. (ed.), 1985, 310-320.
Kumar, S. et al., “Efficient rendering of trimmed NURBS surfaces,” Computer-Aided Disign, Jul., 1995, 27(7), 509-521.
Labsik, U. et al., “Progressive transmission of subdivision surfaces,” Computational Geometry, 2000, 15, 25-39.
Lachaud, J-O. et al., “Continuous Analogs of Digital Boundaries: A Topological Approach to Iso-Surfaces,” Graphical Models, 2000, 62, 129-164.
Lapidous, E. et al., “Optimal Depth Buffer for Low-Cost Graphics Hardware,” Trident Microsystems, Inc., 1999, 67-73.
Lastra, A. et al., “Real-Time Programmable Shading,” Proceedings: 1995 Symposium on Interative 3D Graphics, Monterey, California, Apr. 9-12, 1995, 59-66.
Lee, J-A. et al., “SPARP: a single pass antialiased rasterization processor,” Comput. & Graphics, 2000, 24, 233-243.
Lichten, L., “A Solution to Surface Connectivity Problems in Computer-Aided Design,” Computer Graphics, Mar. 1981, 14(4), 168-199.
McManus, D. et al., “Optimal Static 2-Dimensional Screen Subdivision for Parallel Rasterization Architectures,” Comput. & Graphics, 1997, 21(2), 159-169.
Mabin, F.H. et al., “A Parallel Algorithm to Reconstruct Bounding Surfaces in 3D Images,” J. Supercomputing, 1998, 12, 137-155.
Meyers, D. et al., “Surfaces from Contours,” ACM Transactions on Graphics, Jul. 1992, 11(3), 228-258.
Micikevicius, P. et al., “Teaching a Computer Graphics Class Using DirectX,” J. Comput. in Small Colleges; Proceedings of the Ninth Annual CCSC South Central Conference, (Jackson, Mississippi, Apr. 17-18), Meinke, J.G. (ed.), Mar. 1998, 13(4), 61-66.
Corrie, B. et al., “Data Shaders,” Proceedings Visualization '93, San Jose, CA, Oct. 25-29, 1993, 275-282.
Glazzard, N. et al., “Implementing a Shading Language,” Computer Graphics 90, London, UK, Nov. 6-8, 1990, 111-121.
Hanrahan, P. et al., “A Language for Shading and Lighting Calculations,

Affiliated with

Also associated with

Rating

API communications for vertex and pixel shaders does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with API communications for vertex and pixel shaders, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and API communications for vertex and pixel shaders will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4202687