Aperiodic mapping system using power-of-two stride access to int

Details Aperiodic mapping system using power-of-two stride access to int Aperiodic mapping system using power-of-two stride access to int

1987-10-29

1992-05-05

Lee, Thomas C.

Boots, shoes, and leggings

364243, 3642464, 3642463, 3642563, 364DIG1, G06F 1210

Patent

active

051113899

ABSTRACT:
An aperiodic mapping procedure for the mapping of logical to physical addresses is defined as a permutation function for generating optimized stride accesses in an interleaved multiple device system such as a large, parallel processing shared memory system wherein the function comprises a bit-matrix multiplication of a presented first (logical) address with a predetermined matrix to produce a second (physical) address. The permutation function maps the address from a first to a second address space for improved memory performance in such an interleaved memory system. Assuming that the memory has n logical address bits and 2.sub.d separately accessible memory devices (where d.ltoreq.n) and a second address that utilizes n-d bits of the first address as the offset within the referenced device node. The procedure includes performing a bit matrix multiplication between successive roows of the said matrix and bits of the first address to produce successive d bits of the second address.

REFERENCES:
patent: 3691531 (1972-09-01), Saltini et al.
patent: 3800289 (1974-03-01), Batcher
patent: 3812467 (1974-05-01), Batcher
patent: 4149242 (1979-04-01), Pirz
patent: 4157587 (1979-06-01), Joyce et al.
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4275268 (1981-06-01), Takahashi et al.
patent: 4370732 (1983-01-01), Kogge
patent: 4395757 (1983-07-01), Bienvenu et al.
patent: 4433389 (1984-02-01), York et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4484272 (1984-11-01), Green
patent: 4550367 (1985-10-01), Hattori et al.
patent: 4556960 (1985-12-01), Cohn et al.
patent: 4587610 (1986-05-01), Rodman
patent: 4588985 (1986-05-01), Carter et al.
patent: 4747070 (1988-05-01), Trottier et al.
IBM Technical Disclosure Bulletin, vol. 24, No. 5, Oct. 1981, pp. 2335-2336, "Electronic Signature for Use with Data Encryption Standard" by Matyas et al.
IBM Technical Disclosure Bulletin, vol. 28, No. 2, Jul. 1985, pp. 603-604, "Matrix Digital Signature for Use with the Data Encryption Algorithm" by Lubold et al.
IBM Technical Disclosure Bulletin, vol. 16, No. 7, Dec. 1973, pp. 2223-2224, "Information Retrieval Technique" by Anglin et al.
IBM Technical Disclosure Bulletin, vol. 24, No. 5, Oct. 1981, pp. 2332-2334, "Electronic Signature for Data Encryption Standard" by Matyas et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 8, Jan. 1983, pp. 4445-4449, "Versatile Programmable Logic Array" by Langmaid.
Pfister et al., "`Hot Spot` Contention and Combining in Multistage Interconnection Networks," Proceedings of the 1985 International Conference on Parallel Processing, pp. 790-797.
Budnik et al., "The Organization and Use of Parallel Memories," IEEE Trans. on Computers, Dec. 1971, pp. 1566-1569.
Batcher et al., "The Multidimensional Access Memory in STARAN," IEEE Trans. on Computers, Feb. 1977, pp. 174-177.
Lawrie et al., "The Prime Memory System for Array Access," IEEE Tran. on Computers, C-31, No. 5, May 1982, pp. 435-442.
Kuck, "ILLIAC IV Software and Application Programming," IEEE Trans. on Computers, vol. C-17, No. 8, Aug. 1968, pp. 758-770.
Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Trans. on Computers, vol. c-24, No. 12, Dec. 1975, pp. 1145-1155.
Frailong et al., "XOR-Schemes: A Flexible Data Organization in Parallel Memories," Proceedings, International Conf. on Parallel Processing, Aug. 1985, pp. 276-283.
Wijshoff et al., "The Structure of Perodic Storage Schemes for Parallel Memories," IEEE Trans. on Computers, vol. C-34, No. 6, Jun. 1985, pp. 501-505.
Shapiro, "Theoretical Limitations on the Efficient Use of Parallel Memories," IEEE Trans. on Computers, vol. C-27, No. 5, May 1978, pp. 421-428.
Stone, "Parallel Processing with the Perfect Shuffle," IEEE Trans. on Computers, vol. C-20, No. 2, Feb. 1971, pp. 153-161.
Lenfant, "Parallel Permutations of Data: A Benes Network Control Algorithm for Frequently Used Permutations," IEEE Trans. on Computers, vol. C-27, No. 7, Jul. 1978, pp. 637-647.
Pfister et al., "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture," Proceedings, International Conf. on Parallel Processing, 1985, pp. 764-771.
Brooks, "Performance of the Butterfly Processor-Memory Interconnection in a Vector Environment," Proceedings, International Conf. on Parallel Processing, 1985, pp. 21-24.
Mandelbrot, "The Fractal Geometry of Nature," W. H. Freeman and Company, New York, 1983.

Affiliated with

Also associated with

Rating

Aperiodic mapping system using power-of-two stride access to int does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Aperiodic mapping system using power-of-two stride access to int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aperiodic mapping system using power-of-two stride access to int will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1417747