Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2000-03-01
2004-12-28
Loke, Steven (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S209000
Reexamination Certificate
active
06836000
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and more particularly, to an antifuse for integrated circuits.
BACKGROUND
Integrated circuits are interconnected networks of electrical components fabricated on a common foundation called a substrate. The electrical components are typically fabricated on a wafer of semiconductor material that serves as a substrate. Various fabrication techniques, such as layering, doping, masking, and etching, are used to build millions of resistors, transistors, and other electrical components on the wafer. The components are then wired together, or interconnected, to define a specific electrical circuit, such as a processor or a memory device.
Fusible elements are employed in integrated circuits to permit changes in the configuration of the integrated circuits after fabrication. For example, fusible elements may be used to replace defective circuits with redundant circuits. Memory devices are typically fabricated with redundant memory cells. The redundant memory cells may be enabled with fusible elements after fabrication to replace defective memory cells found during a test of fabricated memory devices.
One type of fusible element is a polysilicon fuse. The polysilicon fuse comprises a polysilicon conductor fabricated to conduct electrical current on an integrated circuit. A portion of the polysilicon fuse may be evaporated or opened by a laser beam to create an open circuit between terminals of the polysilicon fuse. The laser beam may be used to open selected polysilicon fuses in an integrated circuit to change its configuration. The use of polysilicon fuses is attended by several disadvantages. Polysilicon fuses must be spaced apart from each other in an integrated circuit such that when one of them is being opened by a laser beam the other polysilicon fuses are not damaged. A bank of polysilicon fuses therefore occupies a substantial area of an integrated circuit. In addition, polysilicon fuses cannot be opened once an integrated circuit is placed in an integrated circuit package, or is encapsulated in any manner.
Another type of fusible element is an antifuse. An antifuse comprises two conductive terminals separated by an insulator or a dielectric, and is fabricated as an open circuit. The antifuse is programmed by applying a high voltage across its terminals to rupture the insulator and form an electrical path between the terminals. One common type of antifuse is an oxide-nitride-oxide (ONO) antifuse. An ONO antifuse comprises a layer of nitride sandwiched between two layers of oxide, where each layer of oxide is in contact with a polysilicon terminal. The ONO sandwich is a dielectric and the ONO antifuse functions as a capacitor before it is programmed. One disadvantage with ONO antifuses is that they are fabricated with separate, extra steps when an integrated circuit is fabricated.
Accordingly, there exists a need for improved fusible elements for use in integrated circuits.
SUMMARY OF THE INVENTION
The above mentioned and other deficiencies are addressed in the following detailed description. According to one embodiment of the present invention a first programming voltage is coupled to a well of a first conductivity type in a substrate of a second conductivity type in an antifuse. A second programming voltage is coupled to a conductive terminal of the second conductivity type in the antifuse to create a current path through an insulator between the conductive terminal and the well to program the antifuse. The first programming voltage may be coupled to an ohmic contact in the well in the antifuse. According to another embodiment of the present invention a very high positive voltage is coupled to an n+-type diffusion region in an n-type well in a p-type substrate in an antifuse from an external pin in an integrated circuit including the antifuse. A ground voltage reference is coupled to a layer of p-type polysilicon in the antifuse to create a current path through an insulating layer of oxide between the layer of p-type polysilicon and the n-type well to program the antifuse. According to another embodiment of the present invention a very negative voltage is coupled to a p+-type diffusion region in an p-type well in an n-type substrate in an antifuse from an external pin in an integrated circuit including the antifuse. A supply voltage is coupled to a layer of n-type polysilicon in the antifuse to create a current path through an insulating layer of oxide between the layer of n-type polysilicon and the p-type well to program the antifuse.
Antifuses according to embodiments of the present invention may be fabricated according to process steps used to fabricate field-effect transistors in an integrated circuit, and do not require extra process steps. In addition, the use of an external pin to couple an elevated voltage to the antifuses for programming substantially protects other portions of an integrated circuit from damage that may be caused by the elevated voltage. Other advantages of the present invention will be apparent to one skilled in the art upon an examination of the detailed description.
REFERENCES:
patent: 4233671 (1980-11-01), Gerzberg et al.
patent: 4387503 (1983-06-01), Aswell et al.
patent: 4488262 (1984-12-01), Basire et al.
patent: 4569120 (1986-02-01), Stacy et al.
patent: 4748490 (1988-05-01), Hollingsworth
patent: 4751197 (1988-06-01), Wills
patent: 5019532 (1991-05-01), Kaya
patent: 5057451 (1991-10-01), McCollum
patent: 5087589 (1992-02-01), Chapman et al.
patent: 5087958 (1992-02-01), Chen et al.
patent: 5110754 (1992-05-01), Lowrey et al.
patent: 5130777 (1992-07-01), Galbraith et al.
patent: 5134457 (1992-07-01), Hamdy et al.
patent: 5148391 (1992-09-01), Zagar
patent: 5166901 (1992-11-01), Shaw et al.
patent: 5200652 (1993-04-01), Lee
patent: 5208177 (1993-05-01), Lee
patent: 5231050 (1993-07-01), Boudou et al.
patent: 5233206 (1993-08-01), Lee et al.
patent: 5241496 (1993-08-01), Lowrey et al.
patent: 5248632 (1993-09-01), Tung et al.
patent: 5250459 (1993-10-01), Lee
patent: 5257222 (1993-10-01), Lee
patent: 5257225 (1993-10-01), Lee
patent: 5264725 (1993-11-01), Mullarkey et al.
patent: 5272097 (1993-12-01), Shiota
patent: 5272666 (1993-12-01), Tsang et al.
patent: 5276653 (1994-01-01), McKenny
patent: 5281553 (1994-01-01), Boudou et al.
patent: 5282158 (1994-01-01), Lee
patent: 5299150 (1994-03-01), Galbraith et al.
patent: 5299152 (1994-03-01), Ishihara et al.
patent: 5301159 (1994-04-01), Lee
patent: 5303199 (1994-04-01), Ishihara et al.
patent: 5311053 (1994-05-01), Law et al.
patent: 5315177 (1994-05-01), Zagar et al.
patent: 5324681 (1994-06-01), Lowrey et al.
patent: 5331196 (1994-07-01), Lowrey et al.
patent: 5341030 (1994-08-01), Galbraith
patent: 5412244 (1995-05-01), Hamdy et al.
patent: 5412593 (1995-05-01), Magel et al.
patent: 5444290 (1995-08-01), Paz De Araujo et al.
patent: 5448187 (1995-09-01), Kowalski
patent: 5463244 (1995-10-01), De Araujo et al.
patent: 5506518 (1996-04-01), Chiang
patent: 5508220 (1996-04-01), Eltoukhy et al.
patent: 5514980 (1996-05-01), Pilling et al.
patent: 5552743 (1996-09-01), Manning
patent: 5579326 (1996-11-01), McClure
patent: 5633601 (1997-05-01), Nagaraj
patent: 5656949 (1997-08-01), Yip et al.
patent: 5710515 (1998-01-01), Teggatz et al.
patent: 5742555 (1998-04-01), Marr et al.
patent: 5751162 (1998-05-01), Mehendale et al.
patent: 5764096 (1998-06-01), Lipp et al.
patent: 5774011 (1998-06-01), Au et al.
patent: 5789796 (1998-08-01), Kang et al.
patent: 5811869 (1998-09-01), Seyyedy et al.
patent: 5834813 (1998-11-01), Ma et al.
patent: 5841789 (1998-11-01), McClure
patent: 5851882 (1998-12-01), Harshfield
patent: 5859562 (1999-01-01), McCollum
patent: 5909049 (1999-06-01), McCollum
patent: 5917229 (1999-06-01), Nathan et al.
patent: 5952833 (1999-09-01), Morgan
patent: 5973380 (1999-10-01), Cutter et al.
patent: 5978248 (1999-11-01), Marr et al.
patent: 6023431 (2000-02-01), Cutter et al.
patent: 6069064 (2000-05-01), Cutter et al.
patent: 6115283 (2000-09-01), Hidaka
patent: 6180994 (2001-01-01), Berge
Batra Shubneesh
Marr Kenneth W.
Micro)n Technology, Inc.
Owens Douglas W.
LandOfFree
Antifuse structure and method of use does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Antifuse structure and method of use, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Antifuse structure and method of use will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3280600