Anti-shouldering read circuit for magnetic disk memory

Details Anti-shouldering read circuit for magnetic disk memory Anti-shouldering read circuit for magnetic disk memory

1976-03-19

1977-04-05

Canney, Vincent P.

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Data verification

G11B 509

Patent

active

040165990

ABSTRACT:
During the reading of certain combinations of bits from a magnetic disk memory surface, wider than normal separations may occur between positive and negative peaks. In order to eliminate false peak readings to be decoded by the decoding circuitry, a delayed readback signal is compared with the undelayed signal in a pair of polarity discriminators. The delayed signal is also differentiated to provide a complementary output. Zero crossing detectors are connected to receive the complementary outputs and are gated by the polarity discriminators. The output of the detectors is connected to a latch circuit which sets and resets according to zero crossing detections. An output circuit develops a peak indicating pulse whenever the latch changes state, which is utilized by subsequent circuitry to generate the decoded digital signal.

REFERENCES:
patent: 3840892 (1974-10-01), Hayashi
patent: 3947876 (1976-03-01), Gray

Affiliated with

Also associated with

Rating

Anti-shouldering read circuit for magnetic disk memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Anti-shouldering read circuit for magnetic disk memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Anti-shouldering read circuit for magnetic disk memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2270832