Anti-clock skew distribution apparatus

Details Anti-clock skew distribution apparatus Anti-clock skew distribution apparatus

1988-10-05

1989-08-22

Safourek, Benedict V.

Pulse or digital communications

Spread spectrum

Direct sequence

328105, 371 1, H04L 700

Patent

active

048603228

ABSTRACT:
Because of physical and electrical limitations, buffering of the clock in a data processing system often has to be provided by two different Integrated Circuit buffers. If the clock is connected in parallel to all buffer inputs (assuming that was within the clock drive capability) the outputs of one of the Integrated Circuits may be skewed or shifted in delay time relative to the outputs of the other integrated circuit, because of the differences in the buffers. Since, however, the delay times of all the buffers on each chip are nearly the same (to within a guaranteed tolerance typically) the circuit provided by this invention will give outputs all having small and predictable skews.

REFERENCES:
patent: 4639615 (1987-01-01), Lee et al.
patent: 4809302 (1989-02-01), Richman et al.

Affiliated with

Also associated with

Rating

Anti-clock skew distribution apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Anti-clock skew distribution apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Anti-clock skew distribution apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2420968