Antenna diodes with electrical overstress (EOS) protection

Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07843673

ABSTRACT:
An antenna diode circuit for discharging static charge accumulated during wafer processing is described. The antenna diode circuit includes first and second junctions coupled to a circuit element and substrate. Between the first and second junctions is a diode circuit path with an antenna diode and at least one diode protection circuit coupled in series. The diode protection circuit reduces or prevents EOS current from flowing through the diode circuit path during an EOS event.

REFERENCES:
patent: 6389584 (2002-05-01), Kitahara
patent: 6594809 (2003-07-01), Wang et al.
patent: 6934136 (2005-08-01), Duvvury
Ming-Dou Ker et al., ESD protection design for mixed-voltage-tolerant I/O buffers with substrate-triggered technique, SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip], Volume , Issue , Sep. 17-20, 2003 pp. 219-222.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Antenna diodes with electrical overstress (EOS) protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Antenna diodes with electrical overstress (EOS) protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Antenna diodes with electrical overstress (EOS) protection will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4153672

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.