Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Patent
1995-03-23
1996-11-19
Thomas, Laura
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
174264, 29840, 361790, 361792, 439 67, 439 65, H05K 114
Patent
active
055765190
ABSTRACT:
An interconnect sheet for connecting multiple layers of a circuit board for the manufacture of high interconnect density PWBs. The interconnect sheet preferably comprises an area array grid of 0.003 inch solder columns having a 0.006 inch pitch. The interconnect sheet is preferably used to attach two or more multi-layer boards by placing one sheet at every interconnect surface. This interconnect mechanism has an advantage of redundancy of contact and therefore lower susceptibility to failure than other methods. The interconnect sheet of the present invention also offers a large tolerance for registration error without shorting adjacent pads. The preferred method of fabrication of the interconnect sheet begins with creating equally spaced holes through a 0.5 ounce double sided laminate comprising a dielectric sheet and copper plates on either side of the dielectric. These holes are filled with solder paste and the sheet undergoes a baking process to shrink the paste. The remaining copper is then etched away using an alkaline etcher. The solder essentially acts as its own etch resist and thus remains. The solder is then reflowed causing it to ball, thus forming an interconnect sheet comprising a dielectric with a plurality of solder balls arranged throughout the dielectric.
REFERENCES:
patent: 3569607 (1971-03-01), Martyak
patent: 4249302 (1981-02-01), Crepeau
patent: 4783722 (1988-11-01), Osaki et al.
patent: 4858077 (1989-08-01), Shinohara et al.
patent: 5006673 (1991-04-01), Freyman
patent: 5157477 (1992-10-01), Chance
patent: 5296652 (1994-03-01), Miller, Jr.
patent: 5331514 (1994-07-01), Kuroda
patent: 5374196 (1994-12-01), Horine
Dell U.S.A. L.P.
Thomas Laura
LandOfFree
Anisotropic interconnect methodology for cost effective manufact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Anisotropic interconnect methodology for cost effective manufact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Anisotropic interconnect methodology for cost effective manufact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-542574