Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2005-01-18
2005-01-18
Goudreau, George A. (Department: 1763)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S719000, C438S725000, C438S734000, C134S001200
Reexamination Certificate
active
06844266
ABSTRACT:
A method for anisotropic plasma etching of organic-containing insulating layers is disclosed. According to this method at least one opening is created in an organic-containing insulating layer formed on a substrate. These openings are created substantially without depositing etch residues by plasma etching said insulating layer in a reaction chamber containing a gaseous mixture which is composed such that the plasma etching is highly anisotropic. Examples of such gaseous mixtures are a gaseous mixture comprising a fluorine-containing gas and an inert gas, or a gaseous mixture comprising an oxygen-containing gas and an inert gas, or a gaseous mixture comprising HBr and an additive. The plasma etching of the organic-containing insulating layer can be performed using a patterned bilayer as an etch mask, said bilayer comprising a hard mask layer, being formed on said organic-containing insulating layer, and a resist layer being formed on said hard mask layer. A method is disclosed for forming a layer, protecting exposed surfaces of low-k dielectrics. More particularly the method comprises the steps of sealing exposed surfaces of a, preferably porous, low-k dielectric, by forming a protective layer on exposed surfaces during or after the step of patterning openings in the porous dielectric layers. Preferably this protective layer is formed by a N2/O2 plasma treatment of the exposed surfaces.
REFERENCES:
patent: 3816196 (1974-06-01), La Combe
patent: 4529475 (1985-07-01), Okano et al.
patent: 4661204 (1987-04-01), Mathur et al.
patent: 5173442 (1992-12-01), Carey
patent: 5176790 (1993-01-01), Arleo et al.
patent: 5269879 (1993-12-01), Rhoades et al.
patent: 5358902 (1994-10-01), Verhaar et al.
patent: 5641581 (1997-06-01), Nishiyama et al.
patent: 5759906 (1998-06-01), Lou
patent: 5886410 (1999-03-01), Chiang et al.
patent: 5892286 (1999-04-01), Toyoda et al.
patent: 6162583 (2000-12-01), Yang et al.
patent: 6204168 (2001-03-01), Naik et al.
patent: 6387819 (2002-05-01), Yu
patent: 6413879 (2002-07-01), Maeda
patent: 6492276 (2002-12-01), Huang
patent: 0 127 166 (1989-01-01), None
patent: 1 037 275 (2000-09-01), None
patent: 10 012617 (1998-01-01), None
“Transformer Coupled Plasma Dielectric Etch For 0.25 Micron Technologies”; Microelectronic Engineering; (Jan. 2000); vol. 50; No. 1-4; pp 75-80; Delsol et. al.
Baklanov Michael
Donaton Ricardo A.
Maex Karen
Schaekers Marc
Struyf Herbert
Goudreau George A.
Interuniversitair Microelektronica Centrum
Knobbe Martens Olson & Bear LLP
LandOfFree
Anisotropic etching of organic-containing insulating layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Anisotropic etching of organic-containing insulating layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Anisotropic etching of organic-containing insulating layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3415095