Boots – shoes – and leggings
Patent
1994-07-20
1997-02-04
Teska, Kevin J.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
056005687
ABSTRACT:
The logic equipment delay time analysis system provides not only a number of parallel dedicated delay time processors which perform calculation of the delay time, but also a processor-to-processor communications device which is connected to each of the delay time processors and performs communications between these delay time processors. The circuit model of the logic equipment is divided by a circuit model division section into a number of small logic circuits, Data with regard to each of the divided circuit models is assigned to the individual delay time processors and initial values are set into each of the delay time processors, so that the delay times for all paths from each pin at which a signal is input to circuits at which output signals are generated are calculated.
REFERENCES:
patent: 4517661 (1985-05-01), Graf et al.
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5003487 (1991-05-01), Drumm et al.
patent: 5095454 (1992-05-01), Huang
patent: 5168455 (1992-12-01), Hooper
patent: 5191541 (1993-03-01), Landman et al.
patent: 5210700 (1993-05-01), Tom
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5359535 (1994-10-01), Djaja et al.
patent: 5365463 (1994-11-01), Donath et al.
patent: 5400270 (1995-03-01), Fukui et al.
patent: 5422891 (1995-06-01), Bushnell et al.
patent: 5452228 (1995-09-01), Arakawa et al.
patent: 5457638 (1995-10-01), Ashar et al.
Iwakura Yoshiyuki
Kimura Atsushi
Frejd Russell W.
Fujitsu Limited
Teska Kevin J.
LandOfFree
Analysis system for the delay time in logic equipment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analysis system for the delay time in logic equipment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analysis system for the delay time in logic equipment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-685611