Analysis and optimization of array variables in compiler for ins

Details Analysis and optimization of array variables in compiler for ins Analysis and optimization of array variables in compiler for ins

1991-08-06

1994-03-08

Kriess, Kevin A.

Boots, shoes, and leggings

364DIG1, 364280, 3642804, 3642805, 3642563, 3642568, 364247, 3642478, G06F 944

Patent

active

052936317

ABSTRACT:
A process for optimizing compiler intermediate representation (IR) code, and data structures for implementing the process; the process is preferably embodied in a compiler computer program operating on an electronic computer or data processor with access to a memory storage means such as a random access memory and access to a program mass storage means such as an electronic magnetic disk storage device. The compiler program reads an input source program stored in the program mass storage means and creates a dynamic single assignment intermediate representation of the source program in the memory using pseudo-machine instructions. To create the dynamic single assignment intermediate representation, during compilation, the compiler creates a plurality of virtual registers in the memory for storage of variables defined in the source program. Means are provided to ensure that the same virtual register is never assigned to more than once on any dynamic execution path. An expanded virtual register (EVR) data structure is provided comprising an infinite, linearly ordered set of virtual register elements with a remap() function defined upon the EVR. Calling the remap() function with an EVR parameter causes an EVR element which was accessible as [n] prior to the remap operation to be accessible as [n+1] after the remap operation. A subscripted reference map comprising a dynamic plurality of map tuples is used. Each map tuple associates the real memory location accessible under a textual name with an EVR element. A compiler can use the map tuple to substitute EVR elements for textual names, eliminating unnecessary load operations from the output intermediate representation.

REFERENCES:
patent: 4623962 (1986-11-01), Matsumoto et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4833606 (1989-05-01), Iwasawa et al.
patent: 4866634 (1989-09-01), Reboh et al.
patent: 4965724 (1990-10-01), Utsumi et al.
patent: 5067068 (1991-11-01), Iwasawa et al.
patent: 5088034 (1992-02-01), Ihara et al.
patent: 5109331 (1992-04-01), Ishida et al.
patent: 5151991 (1992-09-01), Iwasawa et al.
patent: 5168573 (1992-12-01), Fossum et al.
patent: 5179681 (1993-01-01), Jensen
patent: 5187789 (1993-02-01), O'Hair

Affiliated with

Also associated with

Rating

Analysis and optimization of array variables in compiler for ins does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analysis and optimization of array variables in compiler for ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analysis and optimization of array variables in compiler for ins will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-162802