Analog voltage maximizer and minimizer circuits

Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327 71, 327 63, H03K 5153, H03K 522

Patent

active

054143101

ABSTRACT:
Voltage minimizer and maximizer circuits are provided for both single-ended and fully-differential analog input voltages. A single-ended analog voltage maximizer circuit includes a plurality of operational amplifiers (OP.sub.1, OP.sub.2 . . . OP.sub.N) wherein the number of operational amplifiers corresponds to the number of separate voltages (V.sub.1, V.sub.2 . . . V.sub.N) from which a maximum voltage is to be determined, each of the operational amplifiers receives a single-ended analog voltage at its non-inverting input, each output of the plurality of operational amplifiers is connected to a common output line where the maximum analog voltage output (V.sub.0) will be received, the common output line is also connected to the inverting input of each of the operational amplifiers. Each operational amplifier also has an operational amplifier circuit (FIGS. 9 and 10) which is configured such that the operational amplifier goes into a completely off mode wherein there is a negligible amount of output current from an output terminal of the operational amplifier, whereby only the amplifier with the maximum analog voltage at its input will be turned on and this particular maximum analog voltage will be seen at the common output terminal. A single-ended voltage minimizer circuit and fully-differential voltage maximizer and minimizer circuits are also disclosed.

REFERENCES:
patent: 4704546 (1987-11-01), Mallick, Jr. et al.
Joongho Choi and Bing J. Sheu, "A High-Precision VLSI Winner-Take-All Circuit for Self-Organizing Neural Networks", IEEE Journal of Solid-State Circuits, vol. 28, No. 5, May 1993, pp. 576-584.
Jerzy B. Lont and Walter Guggenbuhl, "Analog CMOS Implementation of a Multilayer Perceptron with Nonlinear Synapses", IEEE Transactions on Neural Networks, vol. 3, No. 3, May 1992, pp. 457-465.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Analog voltage maximizer and minimizer circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog voltage maximizer and minimizer circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog voltage maximizer and minimizer circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1708266

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.