Pulse or digital communications – Receivers – Interference or noise reduction
Reexamination Certificate
2005-04-19
2009-12-08
Tran, Khanh C (Department: 2611)
Pulse or digital communications
Receivers
Interference or noise reduction
C341S118000, C341S155000
Reexamination Certificate
active
07630464
ABSTRACT:
Systems and methods are disclosed herein to provide analog-to-digital interface techniques. For example, in accordance with an embodiment of the present invention, an integrated circuit includes an offset cancellation circuit provides offset cancellation for input signal paths under control of at least a first clock signal. A comparator, coupled to the offset cancellation circuit, provides an output signal based on a comparison of input signals provided on the input signal paths. A register receives the output signal and provides the output signal to a digital circuit under control of a first control signal, wherein the at least first clock signal is synchronized to a clock signal of the digital circuit.
REFERENCES:
patent: 5032744 (1991-07-01), Wai Yeung Liu
patent: 5122800 (1992-06-01), Philipp
patent: 5430765 (1995-07-01), Nagahori
patent: 5789974 (1998-08-01), Ferguson et al.
patent: 5892374 (1999-04-01), Fiedler
patent: 6396430 (2002-05-01), Li
patent: 6429697 (2002-08-01), Amazeen et al.
patent: 6469547 (2002-10-01), Rabii
patent: 6597303 (2003-07-01), Cosand
patent: 6677880 (2004-01-01), Yamamoto
patent: 6724839 (2004-04-01), Chan et al.
patent: 6744826 (2004-06-01), Rabii
patent: 7145494 (2006-12-01), Mizuguchi et al.
patent: 7245169 (2007-07-01), Kishii
patent: 7362246 (2008-04-01), Park et al.
patent: 2003/0006920 (2003-01-01), Mori
patent: 2004/0121735 (2004-06-01), Tseng et al.
patent: 2004/0227651 (2004-11-01), Furuichi
Lattice Semiconductor Corporation, In-System Programmable Power Supply Sequencing Controller and Monitor, ispPAC-POWR1208, Aug. 2004, pp. 1-34.
Lattice Semiconductor Corporation, In-System Programmable Power Supply Sequencing Controller and Monitor, ispPAC-POWR604, Aug. 2004, pp. 1-29.
Cook Tom
Deboes Frederic
Pacourek John
Haynes and Boone LLP
Lattice Semiconductor Corporation
Tran Khanh C
LandOfFree
Analog-to-digital systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog-to-digital systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog-to-digital systems and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4107138