Analog-to-digital converter with digital linearity correction

Details Analog-to-digital converter with digital linearity correction Analog-to-digital converter with digital linearity correction

1994-08-24

1997-01-14

DeBoer, Todd E.

Coded data generation or conversion

Converter calibration or testing

341118, 341140, 324620, 324626, H03M 110

Patent

active

055946127

ABSTRACT:
A analog calibration signal including at least one frequency component is generated by a very pure signal source, such as a digital oscillator and a digital-to-analog converter (DAC) that has been calibrated to be ultralinear. The analog calibration signal is converted by an analog-to-digital converter (ADC) to a digital signal. The digital signal is digitally compensated in accordance with compensation coefficients to produce a compensated digital signal. The compensated digital signal is digitally processed to isolate and measure distortion components, and the compensation coefficients are adjusted in response to the distortion components in order to reduce the distortion components. Feedback causes the distortion components to be minimized so that the compensation coefficients correct the nonlinearity in the analog-to-digital converter. Preferably the analog calibration signal is a two-tone signal, the digital signal is compensated by computing a polynomial, the compensation coefficients are coefficients of the polynomial, and the distortion components are intermodulation components. After calibration, the calibration coefficients can be adjusted to provide a specified non-linear transfer function. The method can also be used to compensate for nonlinearity in analog signal conditioning circuits that condition the analog signal prior to conversion. Moreover, the calibrated ADC could be used to re-calibrate the DAC, which could be used to re-calibrate the ADC, for enhanced linearity.

REFERENCES:
patent: 3862380 (1975-01-01), Hekimian et al.
patent: 4222107 (1980-09-01), Mrozowski et al.
patent: 4225963 (1980-09-01), Ferrieu
patent: 4272760 (1981-06-01), Prazak et al.
patent: 4340882 (1982-07-01), Maio et al.
patent: 4381495 (1983-04-01), Hotta et al.
patent: 4539683 (1985-09-01), Hahn et al.
patent: 4612533 (1986-09-01), Evans
patent: 4709225 (1987-11-01), Welland et al.
patent: 4746902 (1988-05-01), Tol et al.
patent: 4775851 (1988-10-01), Borth
patent: 4835535 (1989-05-01), Shibayama et al.
patent: 4852035 (1989-07-01), Michener
patent: 4893264 (1990-01-01), Noll et al.
patent: 4943807 (1990-07-01), Early et al.
patent: 4972360 (1990-11-01), Cukier et al.
patent: 4997403 (1990-12-01), Larson
patent: 4999627 (1991-03-01), Agazzi
patent: 5087914 (1992-02-01), Sooch et al.
patent: 5134402 (1992-07-01), Miyoshi
patent: 5153593 (1992-10-01), Walden et al.
patent: 5248970 (1993-09-01), Sooch et al.
patent: 5257026 (1993-10-01), Thompson et al.
Lu et al., "A High Quality Analog Oscillator Using Oversampling D/A Conversion Techniques," IEEE, New York, N.Y., IEEE Transactions on Circuits and Systems--II: Analog and Digital Signal Processing, vol. 41, No. 7, Jul. 1994.
Lu et al., "An Analog Multi-Tone Signal Generator for Built-In-Self-Test Applications," IEEE, New York, N.Y., International Test Conference, Washington, D.C., Oct. 2-6, 1994, pp. 650-659.
Toner et al., "A BIST Scheme for an SNR Test of a Sigma-Delta ADC," IEEE, New York, N.Y., International Test Conference, Baltimore, Maryland, Oct. 17-21, 1993, pp. 805-814.
Toner et al., "Towards Built-In-Self-Test for SNR Testing of a Mixed-signal IC," IEEE, New York, N.Y., International Symposium on Circuits and Systems, Chicago, IL, May 3-6, 1993, pp. 1599-1602.
Toner et al., "Histogram-Based Distortion and Gain Tracking Testing of an 8-bit PCM Mixed Analog-Digital IC Chip," IEEE, New York, N.Y., Proceedings of the 32nd Midwest Symposium on Circuits and Systems, Washington, D.C., pp. 760-763, Aug. 1992.
Lu, et al., "High-Quality Analog Oscillator Using Oversampling D/A Conversion Techniques", Jul. 19, 1993.
Cataltepe et al., "Digitally Corrected Multi-Bit .SIGMA..DELTA. Data Converters", 1989 IEEE International Symposium on Circuits and Systems, Portland Hilton, Portland, OR, May 8-11, 1989, pp. 647-650.
Matsuya, et al., "A 17-bit Oversampling D-to-A Conversion Technology Using Multistage Noise Shaping", 1989 IEEE Journal of Solid-Sate Circuits, vol. 24, No. 4, Aug. 1989, pp. 969-975.
"Abgleich and Prufung von Analog-Digital-und Digital-Analog-Um tzern" Radio Fernsehen Electronik, 27, H. 7, 1978 Germany, pp. 425-427.
"Self-Calibrating High Resolution True 16-Bit Digital-To-Analog Converter", Jun. 1981, Burr-Brown Research Corporation, Tucson, Arizona.
Prazak et al., "Correcting errors digitally in data acquisition control", Electronics, Nov. 22, 1979, pp. 123-128.
Maio, et al., "An Untrimmed D/A Converter with 14-Bit Resolution", IEEE Journal of Solid-State Circuits, vol. SC-16, No. 6, Dec. 1981, pp. 616-620.
Ferguson, et al., "An 18b 20KHz Dual .SIGMA..DELTA. A/D Converter", 1991 IEEE International Solid-State Circuits Conference, Feb. 14, 1991, pp. 68-69, 292.
Kerth et al., "A 120dB Linear Switched-Capacitor Delta-Sigma Modulator", 1994 IEEE International Solid State Circuits Conference, Feb. 17, 1994, pp. 196-197.
Lee et al., "Self-Calibration Technique for A/D Converters", IEEE Transactions on Circuits and Systems, vol. CAS-30, No. 3, Mar. 1983, pp. 188-190.
Lee, et al., "Self-Calibrating 15 Bit CMOS A/D Converter", IEEE Journal of Solid State Circuits, vol. SC-19, No. 6, Dec. 1984, pp. 813-819.
L. Richard Carley, "A Noise-Shaping Coder Technology for 15+ Bit Converters", IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, 267-273.
Yang, et al., "On-Line Adaptive Digital Correction of Dual-Quantisation Delta-Sigma Modulators", Electronics Letters 30 Jul. 1992 vol. 28, No. 16, pp. 1511-1513.
Abdennadher, et al., "Adaptive Selfcalibrating Delta-Sigma Modulators", Electronic Letters, 2nd Jul. 1992, vol. 28, No. 14, pp. 1288-1289.
van den Enden et al., "Discrete-time signal processing--An introduction", Prentice Hall International (UK) Ltd., New York, N.Y. 1989, pp. 108-109, 272-273.

Affiliated with

Also associated with

Rating

Analog-to-digital converter with digital linearity correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog-to-digital converter with digital linearity correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog-to-digital converter with digital linearity correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393048