Analog to digital converter that decodes MSBS from internal volt

Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

341141, H03M 114

Patent

active

053193725

ABSTRACT:
An N-bit analog to digital converter (ADC) generates an output code having J most significant bits (MSBs) and K least significant bits (LSBs). First and second folder circuits map an analog input voltage into first and second folder output voltages, each folder circuit having at least 2.sup.k +1 folding points. The folding points of the first folder circuit are located at 2.sup.k LSB+i.times.4.times.2.sup.k LSB for i=0 to 2.sup.k, while the folding points of the second folder circuit are located at 3.times.2.sup.k LSB+i.times.4.times.2.sup.k LSB for i=0 to 2.sup.k. Each folder circuit produces a folder output voltage as well as 2.sup.k +1 differential output voltages. An MSB decoder includes a comparator that compares the first and second folder output voltages to generate a second lowest MSB. The MSB decoder also includes a multiplexer that selects, based on the second lowest MSB, the differential output voltages from one of the two folders, and a J-2 bit decoder for decoding the selected set of differential output voltages to generate the J-2 highest MSBs. The MSB decoder also generates the lowest MSB by comparing neighboring ones of the differential output voltages from a first one of the two folder circuits using K comparator circuits. Each of the K comparator circuits is enabled by a corresponding one of the differential output voltages from the other folder circuit, and thus only one of the K comparator circuits is enabled during the conversion of each input signal. The enabled comparator's output determines the value of the lowest MSB.

REFERENCES:
patent: 3187325 (1965-06-01), Waldhauer et al.
patent: 4297679 (1981-10-01), Arbel et al.
patent: 4897656 (1990-01-01), van de Plassche et al.
patent: 4903028 (1990-02-01), Fukushima et al.
patent: 4939517 (1990-07-01), Baltus et al.
patent: 5126742 (1992-06-01), Schmidt et al.
patent: 5138318 (1992-08-01), Matsuzawa
"A High-Speed 8 Bit A/D Converter Based on a Gray-Code Multiple Folding Circuit"; U. Fiedler et al.; IEEE Journal of Solid-State Circuits, vol. SC-14, No. 3, Jun. 1979; pp. 547-551.
"A Monolithic 8-Bit Video A/D Converter"; R. Van de Grift et al.; IEEE Journal of Solid-State Circuits, vol. SC-19, No. 3, Jun. 1984; pp. 374-378.
"An 8-Bit Video ADC Incorporating Folding and Interpolation Techniques"; R. Van de Grift et al.; IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, Dec. 1987; pp. 944-953.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Analog to digital converter that decodes MSBS from internal volt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog to digital converter that decodes MSBS from internal volt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog to digital converter that decodes MSBS from internal volt will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-795953

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.