Analog-to-digital converter including two-wire interface...

Details Analog-to-digital converter including two-wire interface... Analog-to-digital converter including two-wire interface...

2000-02-22

2002-09-24

Jeanpierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S143000

Reexamination Certificate

active

06456219

ABSTRACT:

BACKGROUND OF THE INVENTION
The invention relates to an analog-to-digital converter integrated circuit which requires only a single data terminal and a single control terminal to provide communication with a controller to enable the controller to read a digital word representing an analog signal input to the analog-to-digital converter. The invention also relates to an embodiment of the analog-to-digital converter which is programmable via the data terminal.
Many systems require frequent conversion of analog signals into digital signals to be operated upon by a digital system, such as a microcontroller system or a digital signal processor (DSP) system. Consequently, there is a need for an inexpensive integrated circuit analog-to-digital converter (ADC) which can be conveniently and inexpensively coupled between the source of the analog signal (which typically might be an analog voltage or current signal) and the digital system. For a delta sigma ADC that receives an analog signal as a differential signal and utilizes an external reference voltage and an external system clock signal, at least six leads are required in addition to the leads required for communicating with the digital system. The six additional leads referred to include two leads for receiving the differential analog input signal, one lead for receiving the system clock signal, one lead for the supply voltage, one lead for the ground voltage, and one lead for the external reference voltage. If the analog-to-digital converter is to be packaged in a standard, economical 8-lead package, only two leads are available for connecting the ADC to the digital system.
Conventionally, delta sigma analog-to-digital converters are interfaced with microcontrollers using either a four-wire interface circuit, such as a standard SPI interface using a SCLK clock signal terminal, a data input terminal, a data output terminal, and a chip select terminal, or a similar three-wire interface circuit that eliminates the chip select terminal. In addition, a data valid terminal often is required.
One prior approach to making more leads available for communication between the ADC and the digital system is to provide the analog input signal as a single-ended signal rather than a differential signal. However, this results in analog-to-digital conversion inaccuracies caused by differences between the external ground voltage and the internal ground voltages.
Other prior techniques for making more leads available for communication between the ADC and the digital system has been to provide a precision internal voltage reference circuit and/or an internal clock signal source in the ADC integrated circuit chip. However, this greatly increases the chip size, which increases the chip cost and may prevent the use of presently available standard 8-lead packages such as an SOIC package.
So-called two-wire I
2
C interface systems can accomplish digital communication between a “slave” component and a “master” component using only two leads. However, each slave component must be addressable in the sense that it must store a unique address so it can respond to the unique address when the master presents it on the I
2
C bus. This requires providing circuitry for individually setting up the addresses in each slave device, either by providing additional leads or by using non-volatile memory elements. Both of these approaches to dealing with the addresses required in an I
2
C system are expensive and are inconsistent with the objective of providing an analog-to-digital converter which receives a differential input, external system clock, and external reference voltage in an 8-lead package.
Thus, there is a need for a non-addressable inexpensive analog-to-digital converter integrated circuit receiving a differential analog input signal, and utilizing an external reference voltage and an external clock signal, which is capable of operatively communicating with a digital system utilizing only two leads.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the invention to provide a non-addressable integrated circuit delta sigma analog-to-digital converter which receives an analog input signal, an external reference voltage, and an external clock signal, and is capable of communication with a digital system by means of only two conductors.
It is another object of the invention to provide a flexible, low power, non-addressable integrated circuit delta sigma analog-to-digital converter which receives a differential analog input signal, an external reference voltage, and an external clock signal, and is capable of communication with a digital system by means of only two conductors.
It is another object of the invention to provide a non-addressable integrated circuit delta sigma analog-to-digital converter which receives a differential analog input signal, an external reference voltage, and an external clock signal, and is capable of communication with a digital system by means of only two conductors and is small enough in size to be packaged in a standard eight lead SOIC package.
It is another object of the invention to provide an integrated circuit delta sigma analog-to-digital converter which receives a differential analog input signal, an external reference voltage, and an external clock signal, is capable of communication with a digital system by means of only two conductors, and is programmable by the digital system.
It is another object of the invention to provide a two-wire interface by means of which a digital system can accomplish all needed communication with a digital port of another system.
Briefly described, and in accordance with one embodiment thereof, the invention includes a delta sigma modulator (
103
) adapted to produce a stream of pulses (
104
) the density of which represents the amplitude of an analog input signal (V
IN
) coupled to an input of the delta sigma modulator, a decimation filter (
105
) coupled to filter the stream of pulses and produce a digital word (
106
) representing the amplitude of the analog input signal, a serial interface circuit (
109
) coupled to receive the bits of the output word and serially shift the bits of the digital word to a data terminal (
110
), and a timing generator (
17
) operative in response to a clock signal (CLK) to produce timing signals to control operation of the delta sigma modulator
20
and the decimation filter. The timing generator also produces a conversion done signal (
21
) indicative of completion of conversion of the analog input signal (V
IN
) into the digital word. A control circuit (
107
) operates in response to the conversion done signal to produce a data ready signal (
32
) on the data terminal (
110
) and also operative in response to a digital control signal (SCLK) to cause the serial interface circuit to serially shift the bits of the digital word onto the data terminal.
In the described embodiments, the serial interface circuit (
109
) includes a shift register (
20
) having a shift clock input terminal coupled to the control circuit (
107
), a data input terminal(s) coupled to an output of the decimation filter (
105
) to receive the data word (
106
) and an output terminal coupled to the data terminal (
110
). The timing generator (
17
) produces the timing signals to control operation of the delta sigma modulator and the decimation filter so as to automatically and repeatedly effectuate a complete conversion of the analog input signal to the digital word and then generate the conversion done signal (
21
). The timing generator (
17
) supplies an internal clock signal (
53
) to the controller circuit (
107
) in response to the clock signal (CLK). The timing generator (
17
) also resets an internal timing signal (
52
) to reset the decimation filter in response to a reset signal (
37
) produced by the control circuit (
107
). The control circuit (
107
) produces a number of shift pulses (
18
) on the shift clock input terminal equal to the number of bits of the digital word in response to an equal number of pulses of the digital control signal (SCLK). The control circuit (
107

Affiliated with

Also associated with

Rating

Analog-to-digital converter including two-wire interface... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog-to-digital converter including two-wire interface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog-to-digital converter including two-wire interface... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2902302