Analog to digital converter circuit

Details Analog to digital converter circuit Analog to digital converter circuit

2000-05-10

2002-09-03

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Nonlinear

C341S155000

Reexamination Certificate

active

06445319

ABSTRACT:

TECHNICAL FIELD
This invention relates generally to the design of electronic circuits, and more particularly to analog-to-digital converters.
BACKGROUND OF THE INVENTION
Analog-to-digital converters (ADCs) are widely used to process electrical signals in many electronic applications. An integrated circuit ADC typically accepts an analog voltage signal and converts the signal into a digital form as the output. ADCs for high speed and high resolution applications, for example, having a speed greater than 10 MHz and a resolution of greater than
10
b
are not straightforward to design because of the conflicting requirements of high precision and high speed. High precision in general requires accurate high-gain closed-loop circuits with long settling times and averaging characteristics to remove noise-based factors from the circuit output and ensure settling to precise values, which conflicts with the high speed requirement. High speed circuits are best implemented as simple low-gain open-loop designs, but such designs are inaccurate and do not meet the precision requirements.
Various techniques such as calibration, trimming, and dynamic element matching, have been used for years in the prior art to correct for the imperfections of the analog circuit in the ADC. These techniques have different spheres of application. Techniques tied to the real/virtual modification of component values, such as trimming and dynamic element matching, are suitable for removing nonlinearities associated with component mismatch. For example, trimming or dynamic element matching are commonly applied to remove the mismatch between capacitor values in switched-capacitor pipelined ADC architectures. Techniques such as digital calibration are more general in nature and can be applied to remove the effects of such mismatch but also to detect other sources of nonlinearities in the system. For example, digital calibration of switched-capacitor pipelined ADCs may be used to remove the effects of both component mismatch as well as gain error in the stages, as described further by Lee & Song in the IEEE Journal of Solid-State Circuits, December 1992 in an article entitled “Digital-Domain Calibration of Multistep Analog-to-Digital Converters”.
While some techniques and circuits of the prior art solve the problem for specific circuit architectures, there exists a need for a more general calibration solution applicable to ADCs in a wide variety of architectures.
SUMMARY OF THE INVENTION
The present invention provides an ADC that is robust enough to allow the use of analog circuits in the ADC with accuracy falling far short of the nominal required precision of the ADC, with the remaining accuracy made up for by the calibration circuit. The present invention achieves technical advantages as a practical circuit architecture for the design of high accuracy analog-to-digital converters using analog circuits whose intrinsic accuracy is augmented using digital calibration, using common circuit building blocks and methodologies in integrated circuit form. The ADC circuit transfer function is nonlinear, has a unique mapping, and may have multiple transfer function segments with varying slopes. The transfer function unique mapping is achieved by altering the ADC circuit transfer function, preferably by increasing the slope of the ADC transfer function.
Disclosed is an ADC having an ADC circuit adapted to produce a digital output signal for a plurality of analog input signals, where the ADC circuit has a nonlinear transfer function.
Further disclosed is an ADC including an ADC circuit adapted to produce a digital output signal for a plurality of analog input signals. The ADC circuit has a nonlinear transfer function. A transfer function modifying circuit is coupled to the ADC circuit, the transfer function modifying circuit being adapted to modify the ADC circuit transfer function to have a unique mapping.
Also disclosed is a method of designing an ADC including the step of designing an ADC circuit having a nonlinear transfer function with a unique mapping.
Further disclosed is a method of calibrating an ADC including the step of modifying an ADC circuit to have a nonlinear transfer function with different digital output signals for a plurality of analog input signals, with each digital output signal being different from every other digital output signal. The calibration method also includes the step of calibrating the modified ADC over the plurality of analog input signals.
Advantages of the invention include an ADC having analog circuits that exhibits considerably higher resolutions than existing designs. ADCs with accuracy specifications similar to existing ADCs may be designed that have simpler analog circuits which are easier to design, faster and consume less power. The ADC may be considered as one “black box” and be calibrated on an. end-to-end basis. The only requirement imposed is the unique mapping condition for the transfer function. There is no need to calibrate individual components as in the prior art, which saves IC real estate and design time. The present invention may be applied to imprecise but fast-settling circuits to create circuits which are effectively both precise and fast. The invention may be used to produce less fast/accurate ADC designs with lower power/size analog circuits.


REFERENCES:
patent: 4371868 (1983-02-01), Van de Grift et al.
patent: 4415882 (1983-11-01), Akazawa et al.
patent: 4903024 (1990-02-01), Evans et al.
patent: 4943807 (1990-07-01), Early et al.
patent: 5047769 (1991-09-01), Engeler et al.
patent: 5257026 (1993-10-01), Thompson et al.
patent: 5422643 (1995-06-01), Chu et al.
patent: 5465092 (1995-11-01), Mayes et al.
patent: 5499027 (1996-03-01), Karanicolas et al.
patent: 5510789 (1996-04-01), Lee
patent: 5594612 (1997-01-01), Henrion
patent: 5668551 (1997-09-01), Garavan et al.
patent: 5771012 (1998-06-01), Shu et al.
patent: 5784016 (1998-07-01), Nagaraj
patent: 5793319 (1998-08-01), Ard
patent: 5818370 (1998-10-01), Sooch et al.
patent: 5861826 (1999-01-01), Shu et al.
patent: 5861828 (1999-01-01), Opris
patent: 5870041 (1999-02-01), Lee et al.
patent: 6198416 (2001-03-01), Velazquez
Seung-Hoon Lee and Band-Sup Song,Digital-Domain Calibration of Multistep Analog-to-Digital Converters, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1679-1688.

Affiliated with

Also associated with

Rating

Analog to digital converter circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog to digital converter circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog to digital converter circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2846886