Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including high voltage or high power devices isolated from...
Patent
1996-10-30
1999-11-30
Monin, Jr., Donald L.
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including high voltage or high power devices isolated from...
257544, 257549, H01L 2702
Patent
active
059947551
ABSTRACT:
An integrated circuit has a pseudosubstrate 6060 with an isolation moat 9505. Substrate 6001 has one conductivity and a subcircuit region 6060 has an opposite conductivity. Digital CMOS devices are formed in the subcircuit over region 6060 and operate between zero to +5 volts. Analog devices are formed over the rest of the substrate and operate between plus and minus 5 volts. The moat 9505 isolates the digital CMOS devices from the analog devices.
REFERENCES:
patent: 3414783 (1968-12-01), Mooke
patent: 3466467 (1969-09-01), Houcke et al.
patent: 3967269 (1976-06-01), Fletcher
patent: 4051392 (1977-09-01), Rosenthal et al.
patent: 4128775 (1978-12-01), Frederiksen et al.
patent: 4270081 (1981-05-01), Hareyama
patent: 4302718 (1981-11-01), Schade, Jr.
patent: 4316102 (1982-02-01), Butler
patent: 4323794 (1982-04-01), Hoehn
patent: 4323795 (1982-04-01), Holloway et al.
patent: 4450366 (1984-05-01), Malhi et al.
patent: 4507573 (1985-03-01), Nagano
patent: 4528463 (1985-07-01), Kung
patent: 4558242 (1985-12-01), Tuthill et al.
patent: 4572966 (1986-02-01), Hepworth
patent: 4618816 (1986-10-01), Monticelli
patent: 4639715 (1987-01-01), Doluca
patent: 4716372 (1987-12-01), Fauser et al.
patent: 4719373 (1988-01-01), Masuda et al.
patent: 4763107 (1988-08-01), Koen et al.
patent: 4825275 (1989-04-01), Tomassetti
patent: 4903023 (1990-02-01), Evans et al.
patent: 4908621 (1990-03-01), Polonio et al.
patent: 4926069 (1990-05-01), Yamazaki
patent: 4945260 (1990-07-01), Naghshinek et al.
patent: 4949052 (1990-08-01), Chigira
patent: 4973857 (1990-11-01), Hughes
patent: 4973976 (1990-11-01), Lee et al.
patent: 4999523 (1991-03-01), Eham et al.
patent: 5049806 (1991-09-01), Urakawa et al.
patent: 5055722 (1991-10-01), Latos et al.
patent: 5070332 (1991-12-01), Kaller et al.
patent: 5087830 (1992-02-01), Cave et al.
patent: 5105194 (1992-04-01), Mizunoue
patent: 5111061 (1992-05-01), Masuda
patent: 5121185 (1992-06-01), Tamba et al.
patent: 5124582 (1992-06-01), Nakamura et al.
patent: 5144159 (1992-09-01), Frisch et al.
patent: 5214316 (1993-05-01), Nagai
patent: 5214328 (1993-05-01), Ohi
patent: 5386135 (1995-01-01), Nakazato et al.
patent: 5467307 (1995-11-01), D'Arrigo et al.
patent: 5495124 (1996-02-01), Terashima
patent: 5565701 (1996-10-01), Zambrano
patent: 5627399 (1997-05-01), Fujii
L. Wakeman, "Silicon-gate C-MOS chips gain immunity to SCR latchup", Electronics International, vol. 56 (1983), No. 16, New York, pp. 136-140.
Bacrania Kantilal
Church Michael D.
DeJong Glenn Alan
Ito Akira
Johnston Jeffrey
Intersil Corporation
Monin, Jr. Donald L.
LandOfFree
Analog-to-digital converter and method of fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog-to-digital converter and method of fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog-to-digital converter and method of fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1676089