Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Patent
1996-08-29
1999-10-05
Williams, Howard L.
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
341 61, 341155, H03M 300
Patent
active
059631600
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the field of methods and circuits for analog to digital conversion. More particularly, the present invention relates to a method and circuit for analog to digital signal conversion using sigma-delta modulation of the temporal spacing between digital samples.
2. Discussion of the Related Art
Analog to Digital Converter (ADC) circuits and methods for analog to digital conversion are well-known in the art. Conventional ADCs receive an analog signal and, as a function of a reference voltage, convert the analog signal into a corresponding single or multi-bit binary level digital signal.
One type of ADC that has recently become popular is the so-called sigma-delta ADC. There are many references describing sigma-delta systems. One example is entitled Mixed-Signal Design Seminar published by Analog Devices, Inc., 1991, which is incorporated herein by reference.
As shown in FIG. 1, a conventional sigma-delta analog to digital converter includes an analog low-pass filter 1 having a passband from zero to an upper frequency f.sub.a. The analog low-pass filter typically has a stop band frequency equal to
The analog low-pass filter implements a portion of a required anti-aliasing function for the ADC. The filtered analog signal is then transmitted to an analog to digital converter 2 that uses a sigma-delta modulator to convert the analog signal into a one-bit digital data stream and to noise shape the digital data stream. In A to D converters, the sigma-delta modulators are typically all analog. The sigma-delta modulator effectively low-pass filters the signal of interest and high-pass filters the quantization noise on the signal. The output of the sigma-delta modulator is typically a high frequency one-bit data stream. The A to D converter is typically clocked at a frequency kf.sub.s that is k times the samples rate (i.e., data rate or sampling frequency). This produces a so-called oversampled signal. The output of the sigma-delta modulator is transmitted to a digital low-pass filter 3 that implements the anti-aliasing function with respect to f.sub.s and has sufficient stop band attenuation at f.sub.s /2 to achieve the desired dynamic range. The digital low-pass filter removes the shaped quantization noise that resides in the upper frequency area. The output of the digital low-pass filter is transmitted to a decimator 4 that provides a data rate reduction to f.sub.s by digitally resampling the output of the digital low-pass filter. Decimation can also be viewed as the method by which the redundant information introduced by the oversampling process is removed.
One of the limitations of conventional ADCs including the sigma-delta ADC illustrated in FIG. 1 is that they only determine the magnitude of the input signal at equally spaced temporal intervals. This is known as uniform sampling. Additionally, in conventional ADCs, the sample rate, that is, the data rate f.sub.s, of the digital data stream cannot be independent of the master clock that is used to clock the ADC. The digital data rate f.sub.s must be some integer division of the master clock. This means that if two different output data rates were required, for example, that are not necessarily divisible into the master clock, there must be two different frequency master clocks available for clocking the ADC.
Another problem with conventional ADCs is that they are typically not designed to be clocked by an externally supplied clock signal. The components of the ADC are typically optimized to operate at the clock frequency determined by the master clock on the ADC chip. This leads to the additional limitation that some ADCs cannot lock to and operate at some externally supplied clock signal. Therefore, if the digital data stream is supplied to some other external component that is clocked by another clock signal, since the outgoing digital data stream and the other clock signal are not necessarily related to each other (or to the master clock on the ADC), any temporal
REFERENCES:
patent: 4179670 (1979-12-01), Kingsbury
patent: 4281318 (1981-07-01), Candy et al.
patent: 4797845 (1989-01-01), Stikvoort
patent: 4901077 (1990-02-01), Christopher
patent: 4953117 (1990-08-01), Lagadec
patent: 4954824 (1990-09-01), Yamada et al.
patent: 4987373 (1991-01-01), Soo
patent: 4990911 (1991-02-01), Fujita et al.
patent: 5075679 (1991-12-01), Gazsi
patent: 5111417 (1992-05-01), Belloc et al.
patent: 5119093 (1992-06-01), Vogt et al.
patent: 5121065 (1992-06-01), Wagner
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5204827 (1993-04-01), Fujita et al.
patent: 5227787 (1993-07-01), Kurashina
patent: 5313205 (1994-05-01), Wilson
patent: 5353026 (1994-10-01), Wilson
patent: 5485152 (1996-01-01), Wilson et al.
patent: 5489903 (1996-02-01), Wilson et al.
patent: 5712635 (1998-01-01), Wilson et al.
International Search Report from International Application PCT/US94/10268, filed Sep. 13, 1994.
International Search Report from International Application PCT/US94/10269, filed Sep. 13, 1994.
International Search Report from International Application PCT/US95/03739, filed Mar. 23, 1995.
J. Janssen, et al. A New Principle/IC for Audio Sampling Rate Conversion, presented at the 96th Convention, Feb. 26, 1994-Mar. 1, 1994.
Richard J. Higgins, Digital Signal Processing in VLSI, Prentice Hall, Englewood Cliffs, NJ 07632, 1990, pp. 29-31.
Douglas F. Elliot, et al. Fast Transforms, Algorithms, Analyses, Applications, 1982, Academic Press, p. 13.
Paul J. Hurst, et al, A Programmable Clock Generator Using Noise Shaping and Its Application in a Switched-Capacitor Filter, Solid State Circuits Research Laboratory, Dept. of Electrical and Computer Engineering, University of California, Davis (two pages), no date of reference available.
Electronique, No. 24, Jan. 1993, Paris, France, pp. 42-44, Trazeguet, H., "Les CAN Delta-Sigma Deviennent Programmables".
Patent Abstracts of Japan, vol. 003, No. 018 (E-091) Feb. 16, 1979 & JP-A-53147409 (Fujitsu Ltd.) Dec. 22, 1978.
IEEE Transactions On Instrumentation And Measurement, vol. 41, No. 6, Dec. 1, 1992, pp. 868-873, Park S. "Multistage Decimation Filter Design Technique For High-Resolution Sigma-Delta A/D Converters".
IEEE Transactions On Signal Processing, vol. 41, No. 1, Jan. 1, 1993, pp. 131-146, Sathe V.P. et al. "Effects of Multirate Systems on the Statistical Properties of Random Signals".
Cellini Ronald A.
Sobol James M.
Wilson James
Analog Devices Inc.
Jean Pierre Peguy
Morris James H.
Williams Howard L.
LandOfFree
Analog to digital conversion using nonuniform sample rates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog to digital conversion using nonuniform sample rates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog to digital conversion using nonuniform sample rates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1176600