Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2001-07-30
2002-10-29
Tokar, Michael (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S155000
Reexamination Certificate
active
06473021
ABSTRACT:
FIELD OF INVENTION
The present invention relates in general to switched capacitor circuits and in particular to analog to digital conversion circuits, systems and methods with gain scaling switched-capacitor array.
BACKGROUND OF INVENTION
One particular technique for performing analog to digital (A/D) conversion is through successive approximation. The basic successive approximation A/D converter (ADC) includes an analog comparator and a clocked feedback loop having a successive approximation register (SAR) and a digital to analog converter (DAC).
Generally, the analog input signal voltage is sampled onto an array of weighted capacitors, during the sampling phase, the top plates of which are coupled to one comparator input. The other comparator input is coupled to a comparison voltage, which could be a fixed reference voltage in a single-ended system or the voltage at the top plates of second capacitor array in a differential system.
During the first clock cycle of the subsequent conversion phase, the bottom plate of the capacitor representing the digital most significant bit (MSB) is coupled to a reference voltage while the bottom plates of the remaining capacitors in the array are coupled to ground or a second reference voltage (ground will be assumed here). The new top plate voltage appears at the input of the comparator and is compared against the comparison voltage. The new top plate voltage is a scaled version of
[
Voef
2
-
ain
]
·
k
where k is the ratio of capacitors. The sign of this quantity is the factor of interest. If the new top plate voltage is below the comparison voltage, then the MSB is “kept” by the SAR in the feedback loop by maintaining its bottom plate coupled to the reference voltage. On the other hand, if the top plate voltage is above the comparison voltage, the SAR couples and the bottom plate of the MSB capacitor to ground. The state of the MSB capacitor represents the MSB of the digital output word as a Logic 1. The bottom plate of the second MSB is then coupled to the reference voltage and the same test is performed to determine the state of the next digital code bit. The successive approximation algorithm continues by repeating this procedure for the remaining capacitors in the array such that the voltage difference at the inputs to the comparator converge to zero. At the end of this bit cycling process, the configuration of the switches coupling the bottom plates either to Vref or Gnd represents the input sample in digital form.
Successive approximation A/D converters are useful a wide range of applications, including data acquisition, test equipment, instrumentation, cellular communications, among others. Notwithstanding, in order to improve and broaden the utility of this type of A/D converter, significant challenges remain to be addressed. These challenges include improving the device speed given a set of process constraints, reducing the coding error rate, handling metastable states and calibration of the DAC.
SUMMARY OF INVENTION
The principles of the present invention are embodied in circuits and methods for gain scaling in charge redistribution analog to digital converters. According to one such embodiment, a method of gain scaling is disclosed which includes the step of segmenting a bit weighted capacitor array into a first segment having at least one capacitor representing least significant bit and a second segment having at least one capacitor representing most significant bit. During a sampling phase, an input signal is sampled onto the at least one capacitor of the second segment while the at least one capacitor of the first segment is coupled to a fixed voltage.
The inventive principles are also embodied in an analog to digital converter including a comparator, an array of capacitors coupled to an input of the comparator, and switching circuitry for controlling the voltages stored on the array of capacitors. In particular, the array of capacitors is segmented into a first segment of capacitors representing most significant bits and a second segment of capacitors representing least significant bits. The switching circuitry during a sampling phase selectively couples the capacitors of the first segment to an analog input of the converter and the capacitors of the second segment to a fixed voltage.
Among the advantages obtained through application of the inventive principles, is a substantial reduction in the amount of parasitic capacitance which must be charged or discharged during the sampling phase. This allows the analog to digital converter to operate at higher sampling rates and improves the operational linearity.
REFERENCES:
patent: 4399426 (1983-08-01), Tan
patent: 4799042 (1989-01-01), Confalonieri et al.
patent: 4831381 (1989-05-01), Hester
patent: 5006853 (1991-04-01), Kiriaki et al.
patent: 5166687 (1992-11-01), Yung
patent: 5258761 (1993-11-01), Fotohi et al.
patent: 5369407 (1994-11-01), Yung et al.
patent: 5434569 (1995-07-01), Yung et al.
patent: 5581252 (1996-12-01), Thomas
patent: 5684487 (1997-11-01), Timko
patent: 5852415 (1998-12-01), Cotter et al.
patent: 5920275 (1999-07-01), Hester
Somayajula Shyam S
Thompson Karl Ernesto
Cirrlus Logic, Inc.
Jeanglaude Jean Bruner
Murphy James J.
Tokar Michael
Winstead Sechrest & Minick
LandOfFree
Analog to digital conversion circuits, systems and methods... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog to digital conversion circuits, systems and methods..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog to digital conversion circuits, systems and methods... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2989631