Analog signal processor in a multi-gigabit receiver system

Details Analog signal processor in a multi-gigabit receiver system Analog signal processor in a multi-gigabit receiver system

2007-10-25

2011-12-20

Mai, Lam T (Department: 2819)

Telecommunications

Receiver or analog modulated signal frequency converter

With particular receiver circuit

C370S313000, C367S134000, C359S334000

Reexamination Certificate

active

08081948

ABSTRACT:
An analog multi-gigabit receiver and/or transceiver can be implemented for the reception and demodulation of multi-gigabits quadrature phase shift keying (QPSK) modulated using a CMOS (complementary metal-oxide semiconductor) process. Further, an analog multi-gigabit receiver and/or transceiver can be implemented for the reception and demodulation of multi-gigabits binary phase shift keying (BPSK), minimum shift keying (MSK), and/or amplitude shift keying (ASK) signal modulated in CMOS processes.

REFERENCES:
patent: 5703509 (1997-12-01), Hirata
patent: 5943639 (1999-08-01), Tanaka et al.
patent: 6895253 (2005-05-01), Carloni et al.
patent: 7292637 (2007-11-01), Ho et al.
patent: 7583725 (2009-09-01), Dick
patent: 7672380 (2010-03-01), Ho et al.
patent: 7813262 (2010-10-01), Rao
patent: 2001/0048715 (2001-12-01), Lee et al.
International Search Report for PCT Application No. PCT/US2007/082529 dated Apr. 30, 2008.

Affiliated with

Also associated with

Rating

Analog signal processor in a multi-gigabit receiver system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog signal processor in a multi-gigabit receiver system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog signal processor in a multi-gigabit receiver system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4255538