Analog signal processing device

Details Analog signal processing device Analog signal processing device

2011-03-01

2011-03-01

Mai, Lam T (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C382S278000, C348S308000, C330S255000, C327S073000

Reexamination Certificate

active

07898450

ABSTRACT:
An analog signal processing device including a voltage selector selecting a given comparison reference voltage from plural comparison reference voltages, an arithmetic unit arithmetically processing the given comparison reference voltage and an analog input signal, a comparator which has at least one or more judgment points for the plural comparison reference voltages and to which an output of the arithmetic unit is inputted, and a coupling controller controlling connections between the arithmetic unit and the comparator, wherein the arithmetic unit comprises correctable first signal processors, and the number of the first signal processors is more than is necessary for the plural comparison reference voltages by M or larger, and when a set of N of first signal processors are in a correction operation, the coupling controller connects first signal processors which are not in the correction operation in the arithmetic unit to the comparator.

REFERENCES:
patent: 6218975 (2001-04-01), Tsukamoto et al.
patent: 6410903 (2002-06-01), Miyazaki
patent: 6420983 (2002-07-01), Feygin et al.
patent: 6546150 (2003-04-01), Inui
patent: 6727486 (2004-04-01), Choi
patent: 6778124 (2004-08-01), Hashimoto et al.
patent: 6836237 (2004-12-01), Sakamoto
patent: 7746252 (2010-06-01), Mizuta
patent: 7755522 (2010-07-01), Song et al.
patent: 7808413 (2010-10-01), Griffith et al.
patent: 2003/0179120 (2003-09-01), Hashimoto et al.
patent: 11-145832 (1999-05-01), None
patent: 2002-033663 (2002-01-01), None
patent: 2003-218698 (2003-07-01), None
patent: 2003-283335 (2003-10-01), None
Yuko Tamba et al.; “A CMOS 6b 500MSample/s ADC for a hard disk drive read channel”, IEEE International Solid-State Circuits Conference; vol. XLII; pp. 324-325; Feb. 1999.
Joe Spalding et al.; A 200Msample/s, 6b flash ADC in 0.6μm CMOS; IEEE International Solid-State Circuits Conference; vol. XXXIX; pp. 320-321; Feb. 1996.
Iuri Mehr et al.; “A 500-Msample/s 6-bit Nyquist-rate ADC for disk drive read-channel applications”, IEEE Journal of Solid-State Circuits; vol. 34; pp. 912-920; Jul. 1999.
Sanroku Tsukamoto et al.; “A CMOS 6-b, 200 Msample/s, 3 V-supply A/D converter for a PRML read channel LSI” IEEE Journal of Solid-State Circuits; vol. 31, pp. 1831-1836; Nov. 1996.
M. Steyaert ey al.; “A 100 MHz 8 bit CMOS interpolating A/D converter”, 1993 IEEE Custom Integrated Circuits Conference; May 1993.
Hiroshi Kimura et al.; “A 10-b 300 MHz interpolated-parallel A/D converter”; IEEE Journal of Solid-State Circuits; vol. 28; pp. 438-446; Apr. 1993.
S. Tsukamoto et al.; “A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI” ; IEEE Journal of Solid-State Circuits; vol. 31; No. 11; Nov. 1996; pp. 1831-1836.

Affiliated with

Also associated with

Rating

Analog signal processing device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog signal processing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog signal processing device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2654839