Miscellaneous active electrical nonlinear devices – circuits – and – Specific input to output function – Combining of plural signals
Patent
1993-11-17
1998-05-19
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific input to output function
Combining of plural signals
357356, H03F 345, G06G 716, G06G 7164
Patent
active
057540730
ABSTRACT:
A multiplier containing first and second squaring circuits, in which the first squaring circuit has first and second differential transistor-pairs and the second squaring circuit has third and fourth ones. A positive output end of the first squaring circuit and an opposite output end of the second squaring circuit are coupled together, and an opposite output end of the first squaring circuit and a positive output end of the second squaring circuit are coupled together, which constitutes a pair of differential output ends of the multiplier. Sum and difference of first and second input voltages are applied to the differential input ends of the first and second squaring circuits, respectively. A first DC voltage is commonly applied across respective input ends of the first and second transistor-pairs, and a second one across the other input ends thereof. The second DC voltage is applied equal in polarity to the first DC voltage. Reduction of a power source voltage and simplification of circuit configuration can be obtained.
REFERENCES:
patent: 4353000 (1982-10-01), Noda
patent: 4546275 (1985-10-01), Pena-Finol et al.
patent: 4558283 (1985-12-01), Yamagiwa
patent: 4694204 (1987-09-01), Nishijima et al.
patent: 5039889 (1991-08-01), Janta et al.
patent: 5107150 (1992-04-01), Kimura
patent: 5252866 (1993-10-01), Kimura
Z. Wang, "Novel linearisation technique for implementing large-signal MOS tunable transconductor", Electronic Letters, vol. 26, No. 2, pp. 138-139, Jan. 18, 1990.
K. Kimura, "A Unified Analysis of Four-Quadrant Analog Multipliers Consisting of Emitter and Source-Coupled Transistors Operable on Low Supply Voltage", IEICE Transactions on Electronics, vol. E76-C, No. 5, pp. 714-737, May 1993.
H. Song, et al., "An MOS Four-Quadrant Analog Multiplier Using Simple Two-Input Squaring Circuits with Source Followers", IEEE Journal of Solid-State Circuits, vol. 25, No. 3, pp. 841-847, Jun. 1990.
Abstract SU 1113-810-A from Soviets Inventions Illustrated, Section EI, Week 8515, May 22, 1985.
IEEE Journal of Solid-State Circuits, vol. 26, No. 9, Sep. 1991, "A CMOS Four-Quadrant Analog Multiplier with Single-Ended Voltage Output and Improved Temperature Performance" by Zhenhu Wang, pp. 1293-1301.
Callahan Timothy P.
Lam T. T.
NEC Corporation
LandOfFree
Analog multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog multiplier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1856391