Analog implementation of a partial response maximum likelihood (

Details Analog implementation of a partial response maximum likelihood ( Analog implementation of a partial response maximum likelihood (

1995-08-09

1998-03-31

Chin, Stephen

Pulse or digital communications

Systems using alternating or pulsating current

Plural channels for transmission of a single pulse train

375262, 375341, 371 43, H04L 512

Patent

active

057346801

ABSTRACT:
An analog, fully integrated, partial response maximum likelihood (PRML) read channel utilizing a high-performance analog delay line, an analog adaptive equalizer and an analog Viterbi detector is provided, resulting in saved space, performance gains, and lower power consumption. For signal detection and reconstruction used in read operations, the partial response maximum likelihood (PRML) read channel includes a variable gain amplifier coupled to a lowpass filter for input to an adaptive analog equalizer. The adaptive analog equalizer comprises an analog delay line and an analog feedforward equalizer (FFE). An analog Viterbi detector employs maximum-likelihood sequence estimation (MLSE) techniques to performs the signal detection function. A decoder/descrambler produces a final reconstructed signal. The analog implementation of a partial response maximum likelihood (PRML) read channel also includes a scrambler/encoder coupled to a write precompensation circuit for output to a separate write head.

REFERENCES:
patent: 4571734 (1986-02-01), Dolivo et al.
patent: 4638191 (1987-01-01), Baumgartner et al.
patent: 4644564 (1987-02-01), Dolivo et al.
patent: 5291083 (1994-03-01), Blalock et al.
patent: 5448583 (1995-09-01), Miyamoto et al.
patent: 5521945 (1996-05-01), Knudson
patent: 5523896 (1996-06-01), Park
Sangster, F.L.J., "The Bucket-Brigade Delay Line; A Shift Register for Analogue Signals," Philips Technical Reivew, vol. 31, No. 4 (1970), pp. 97-110.
Ferguson, M.J., "Optimal Reception for Binary Partial Response Channels," The Bell System Technical Journal, vol. 51, No. 2 (Feb., 1972), pp. 493-505.
Berglund, C.N., and Boll, H.J., "Performance Limitations of the IGFET Bucket-Brigade Shift Register," IEEE Transactions on Electron Devices, vol. ED-19, No. 7 (Jul. 1972), pp. 852-860.
Denyer, P.B., et al., "A Monolithic Adaptive Filter," IEEE Jounral of Solid State Circuits, vol. SC-18, No. 3 (Jun., 1983), pp. 291-296.
Allen, P.E., and Holberg, D.R., CMOS Analog Circuit Design, Holt Rinehart & Winston, The Dreyden Press, Saunders Publishing, Orlando, FL (1987), pp. 227-239.
Spencer, R.R., "Simulated Performance of Analog Viterbi Detectors," IEEE Journal on Selected Areas in Communications, vol. 10, No. 1, (Jan., 1992), pp. 281-288.
Tanaka, S., et. al., "An Adaptive Equalizing Maximum Likelihood Decoding LSI for Magnetic Recording Systems," ISSCC Digest of Technical Papers (Feb., 1993), pp. 220-221.
Philpott, R., et al., "A 7MB/sec (65 MHz), Mixed Signal, Magnetic Recording Channel DSP Using Partial Response Signaling With Maximum Likelihood Detection," CICC Digest of Technical Papers (May, 1993), pp. 10.4.1-10.4.4 .

Affiliated with

Also associated with

Rating

Analog implementation of a partial response maximum likelihood ( does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog implementation of a partial response maximum likelihood (, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog implementation of a partial response maximum likelihood ( will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-57837