Analog/digital hybrid masterslice IC

Details Analog/digital hybrid masterslice IC Analog/digital hybrid masterslice IC

1993-02-03

1994-08-30

Mullins, James B.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307498, 307475, 364602, H03K 756

Patent

active

053430832

ABSTRACT:
An analog/digital hybrid masterslice IC includes an analog circuit section formed by a CMOS analog section and an analog master section in which a plurality of basic blocks are arranged in array form, and a digital circuit section formed by a gate array section. The digital circuit section operates under a power source voltage lower than that supplied to the analog circuit section. The IC further includes a selector circuit disposed between the digital circuit section and the analog circuit section, for testing the analog circuit section and the digital circuit section independently from each other, and a level shift circuit disposed between the selector circuit and the analog master section, for amplifying an output level from the gate array section. The level shift circuit is fixedly built-in in a masterwafer substrate as a hard-macro. The arrangement ensures that there is no possibility of any digital noise entering the analog circuit.

Affiliated with

Also associated with

Rating

Analog/digital hybrid masterslice IC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog/digital hybrid masterslice IC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog/digital hybrid masterslice IC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-31463