Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-07-18
2006-07-18
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000
Reexamination Certificate
active
07078949
ABSTRACT:
An analog delay locked loop device includes a first block for receiving an internal clock signal and a reference clock signal to generate normal multi phase clock signal pairs and dummy multi phase clock signal pairs; and a second block for receiving the reference clock signal to generate a delay locked internal clock signal having a corrected duty cycle based on the normal multi phase clock signal pairs and the dummy multi phase clock signal pairs.
REFERENCES:
patent: 5506878 (1996-04-01), Chiang
patent: 5550499 (1996-08-01), Eitrheim
patent: 5638016 (1997-06-01), Eitrheim
patent: 5777500 (1998-07-01), Eitrheim
patent: 5781055 (1998-07-01), Bhagwan
patent: 6084452 (2000-07-01), Drost et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6211714 (2001-04-01), Jeong
patent: 6316979 (2001-11-01), Keeth
patent: 6380778 (2002-04-01), Uehara et al.
patent: 6525581 (2003-02-01), Choi
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6573771 (2003-06-01), Lee et al.
patent: 6603337 (2003-08-01), Cho
patent: 6628154 (2003-09-01), Fiscus
patent: 6650157 (2003-11-01), Amick et al.
patent: 6765421 (2004-07-01), Brox et al.
patent: 6768361 (2004-07-01), Kwak
patent: 2001/0043103 (2001-11-01), Uehara et al.
patent: 2002/0084818 (2002-07-01), Cho
patent: 04-364603 (1992-12-01), None
patent: 05-315906 (1993-11-01), None
patent: 11-163691 (1999-06-01), None
patent: 11-272303 (1999-10-01), None
patent: 2001-326564 (2001-11-01), None
patent: 2002-290214 (2002-10-01), None
patent: 2003-110411 (2003-04-01), None
Hong Sang-Hoon
Kim Se-Jun
Ko Jae-Bum
Callahan Timothy P.
Cox Cassandra
Hynix / Semiconductor Inc.
LandOfFree
Analog delay locked loop having duty cycle correction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog delay locked loop having duty cycle correction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog delay locked loop having duty cycle correction circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592710