Coded data generation or conversion – Digital code to digital code converters
Reexamination Certificate
2006-07-04
2006-07-04
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
C341S051000
Reexamination Certificate
active
07071846
ABSTRACT:
An analog decoder includes a controller and an analog decoder core. The analog decoder core has an input of an input length that is less than a code length of the code data. If only a single analog decoder core is implemented, then the controller applies a portion of the code data to the analog decoder core prior to each of a plurality of read operations in which decoded data is read from the analog decoder core. Alternatively, if a plurality of analog decoder cores is implemented, then the controller may apply a portion of code data onto each of the analog decoder cores prior to a single read operation associated with each of the analog decoder cores.
REFERENCES:
patent: 4593267 (1986-06-01), Kuroda et al.
patent: 6577462 (2003-06-01), Hamada et al.
patent: 6633329 (2003-10-01), Janko et al.
patent: 2004/0071218 (2004-04-01), Seo
patent: 197 25 275 (1998-12-01), None
Bickerstaff et al., “A 24 Mb/s Radix-4 LogMAP Turbo Decoder for 3GPP-HSDPA Mobile Wireless”, Feb. 11, 2003, pp. 1-3.
Vienblat, “Analog Convolutional Decoder, Project Thesis”, May 2002.
F. Lustenberger, M. Helfenstein, H.-A. Loeliger, F. Tarkoy, and G. S. Moschytz, “All-Analog Decoder for a Binary (18,9,5) Tail-Biting Trellis Code,”in Proc. of 25thEuropean Solid-State Circuits Conference, Duitsburg, Germany, pp. 362-365, Sep. 1999.
M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, “An Analog 0.25 μm BiCMOS Tailbiting MAP Decoder,” inProc. IEEE International Solid-State Circuits Conference(ISSCC 2000), San Francisco, California, pp. 356-357, Feb. 2000.
C. Winstead, J. Dai, W. J. Kim, S. Little, Y.B., Kim, C. Myers, C. Schlegel, “Analog MAP Decoder For (8.4) Hamming Code In Subthreshold CMOS,” inProc. Advanced Research in VLSI, Salt Lake City, Nevada, pp. 132-147, Mar. 2001.
V. Gaudet and G. Gulak, “A 13.3Mb/s 0.35 μm CMOS Analog Turbo Decoder IC With A Configurable Interleaver,” inProc. IEEE International Solid-State Circuits Conference(ISSCC 2003), San Francisco, California, Feb. 2003.
M. Moerz, “Analog Sliding Window Decoding,” inProc. Joint Workshop of Communications and Coding, Barolo, Italy, Nov. 2002.
L.R. Bahl, J. Cocke, F. Jelinek and J. Raviv, “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate,”IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, Mar. 1974.
J. Hagenauer, E. Offer, and L. Papke, “Iterative Decoding of Binary Block and Convolutional Codes,”IEEE Trans. Inform. Theory, vol. 42, No. 2, pp. 429-445, Mar. 1996.
J. B. Anderson and S. M. Hladik, “Tailbiting MAP Decoders,”IEEE Journal on Selected Areas in Communications, vol. 16, No. 2, pp. 297-302, Feb. 1998.
A. J. Viterbi, “An Intuitive Justification and a Simplified Version of the MAP Decoder for Convolutional Codes,”IEEE Journal on Selected Areas in Communications, vol. 16, No. 2, pp. 260-264, Feb. 1998.
S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, “Soft-Output Decoding Algorithms for Continuous Decoding of Parallel Concatenated Convolutional Codes,” inProc. ICC 96, vol. 1, pp. 112-117, 1996.
European Telecommunications Standards Institute, “Universal Mobile Telecommunications System (UMTS): Multiplexing and Channel Coding (FDD),” SGPP TS 125.212 version 3.4.0, pp. 14-20, Sep. 2000.
Jean-Pierre Peguy
Lucent Technologies - Inc.
LandOfFree
Analog decoding method and decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog decoding method and decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog decoding method and decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559627