Analog continuous-time MOS vector multiplier circuit and a progr

Details Analog continuous-time MOS vector multiplier circuit and a progr Analog continuous-time MOS vector multiplier circuit and a progr

1989-05-05

1994-04-19

Baker, Stephen M.

Boots, shoes, and leggings

307201, 307497, 364841, 395 24, G06G 712, G06G 7163

Patent

active

053052501

ABSTRACT:
A neuron circuit and a neural network including a four quadrant analog multiplier/summer circuit constructed in field effect transistors. The neuron circuit includes the analog multiplier/summer formed of an operational amplifier, plural sets of four field effect transistors, an RC circuit and a double inverter. The multiplier/summer circuit includes a set of four identical field effect transistors for each product implemented. This produces a four quadrant multiplication if the four field effect transistors operate in the triode mode. The output of the multiplier/summer is the sum of these products. The neural network includes a plurality of these neuron circuits. Each neuron circuit receives an input and a set of synaptic weight inputs. The output of each neuron circuit is supplied to the corresponding feedback input of each neuron circuit. The multiplier/summer of each neuron circuit produces the sum of the product of each neuron circuit output and its corresponding synaptic weight. The individual neuron circuits and the neural network can be constructed in MOS VLSI.

REFERENCES:
patent: 3987293 (1976-10-01), Crooke et al.
patent: 4101966 (1978-07-01), Uzunoglu
patent: 4710726 (1987-12-01), Czarnul
patent: 4903226 (1990-02-01), Tsividis
patent: 4931674 (1990-06-01), Kub et al.
patent: 4950917 (1990-08-01), Holler et al.
Bibyk, S. et al., "Issues in Analog VLSI and MOS Techniques for Neural Computing", in Analog VLSI Implementation of Neural Systems, ed. C. Mead et al., Klawer, 1989, pp. 103-133.
N. Khachhab et al., Proceedings of IEEE International Symposium on Circuits and Systems, May 1987, pp. 762-765.
M. Ismail et al., IEEE Journal of Solid State Circuits, vol. 23, No. 1, Feb. 1988, pp. 183-194.
M. Ismail, Electronics Letters, vol. 23, No. 20, Sep. 24, 1987, pp. 1099-1100.
J. J. Hopfield et al., IEEE Trans. on Circuits and Systems, vol. CAS-33, No. 5, May 1986, pp. 533-541.
H. P. Graf et al., AIP Neural Networks for Computing, pp. 182-187, 1986.
M. Sivilotti et al., Chapel Hill Conference on VLSI, pp. 329-342, 1985.
P. Horowitz et al., The Art of Electronics, Cambridge University Press, 1989, pp. 118-122.
P. Wasserman et al., "Neural Networks, Part 2: What are they and why is everybody so interested in them now?", IEEE Expert, Spring 1988, pp. 10-15.

Affiliated with

Also associated with

Rating

Analog continuous-time MOS vector multiplier circuit and a progr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog continuous-time MOS vector multiplier circuit and a progr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog continuous-time MOS vector multiplier circuit and a progr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-25527