Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...
Reexamination Certificate
2007-04-24
2011-11-22
Nguyen, Matthew (Department: 2838)
Electricity: power supply or regulation systems
Self-regulating
Using a three or more terminal semiconductive device as the...
C323S907000
Reexamination Certificate
active
08063623
ABSTRACT:
The present disclosure relates to a compensation circuit for providing compensation over PVT variations within an integrated circuit. Using a low voltage reference current source, the compensation circuit generates directly, from an on-chip reference low voltage supply (VDD), a reference current (Iref) that is constant over PVT variations, whereas a detection current (Iz) that is variable over PVT variations is generated by a sensing circuit, which is based on a current conveyor, from a low voltage supply (VDDE−VDD) applied across a single diode-connected transistor (M10) corresponding to a voltage difference between two reference low voltage supplies. Both currents (Iref, Iz) are then compared inside a current mode analog-to-digital converter that outputs a plurality of digital bits. These digital bits can be subsequently used to compensate for PVT variations in an I/O buffer circuit.
REFERENCES:
patent: 5047670 (1991-09-01), Tran
patent: 6087853 (2000-07-01), Huber et al.
patent: 6556022 (2003-04-01), To et al.
patent: 6697283 (2004-02-01), Marotta et al.
patent: 7336117 (2008-02-01), La Malfa et al.
patent: 2002/0109490 (2002-08-01), Engl
patent: 2002/0130684 (2002-09-01), Labram et al.
patent: 2003/0169081 (2003-09-01), Han et al.
patent: 2005/0134364 (2005-06-01), Bhattacharya et al.
patent: 0184875 (1986-06-01), None
patent: 06001899 (1994-01-01), None
Australian Patent Office, Examination Report dated Dec. 8, 2009 for Singapore patent application No. SG 200808099-6.
European Patent Office, Communication pursuant to Article 94(3) EPC dated Sep. 24, 2009 for European patent application No. 07728424.8.
Korean Patent Office, English translation of the Notice of Preliminary Rejection for Korean Office action dated Jul. 13, 2010 for Korean patent application No. 2008-7029458.
ISA/EP, International Search Report and Written Opinion dated Oct. 18, 2007 for international application No. PCT/EP2007/053968.
The International Bureau of WIPO, International Preliminary Report on Patentability dated Nov. 4, 2008 for international application No. PCT/EP2007/053968.
A Delay-Based PVT Detection Mechanism Sep. 21, 2005.
Negoi Andy
Zecri Michel
Jones Day
Nguyen Matthew
Synopsys Inc.
LandOfFree
Analog compensation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog compensation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog compensation circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4298185