Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synthesizer
Reexamination Certificate
1998-10-07
2001-02-13
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synthesizer
C327S147000
Reexamination Certificate
active
06188253
ABSTRACT:
FIELD OF THE INVENTION
The invention relates generally to automatic test equipment for testing mixed-signal integrated circuits, and more particularly an analog clock module for generating a predictable analog waveform from a digital clock source.
BACKGROUND OF THE INVENTION
Mixed signal integrated circuits provide analog and digital signal processing capabilities on single chip structures. The capability of miniaturizing digital and analog devices on a single mixed-signal IC has made a considerable economic impact in the video and radio frequency (RF) communications markets.
Like conventional digital IC's, mixed-signal IC's typically undergo extensive tests to verify acceptable operation. Generally, the tests are carried out on each device under test (DUT) by an automatic test system commonly referred to as a “tester”. The tester generally checks out each DUT by applying digital patterns or vectors to selected DUT pins to simulate actual or expected operating conditions under a variety of scenarios. The outputs generated by the IC, in response to the test input signals, are captured by the tester and compared against expected outputs to determine whether any faults exist.
For digital IC's, the vectors are typically programmed and executed entirely in the digital domain. In contrast, mixed-signal devices require test inputs from not only digital patterns, but also analog waveforms. In order to conduct repetitive and deterministic testing procedures, the digital signals, analog signals and commands or opcode patterns must be applied to the mixed signal device in a predictable manner. Generally, this involves implementing an analog signal generator or clock having a deterministic phase relationship to the digital clock.
An important reason for requiring the predictable phase relationship between the analog and digital clock involves opcode or instruction passing between the digital and analog domains. Typically, the digital and analog waveforms and the associated instruction sets originate from software resident in the digital domain. In order for analog instruments to process commands at the correct timing with respect to the digital clock, the instruction must be “tossed” from the digital to the analog domain appropriately. Thus, the combination of digital timing, analog timing, and respective phases between waveforms must be consistent and predictable from test-to-test.
One proposal for a mixed-signal tester, such as the Catalyst model available from Teradyne Inc., the assignee of the present invention, generates an analog clock through direct-digital-synthesis (DDS) of a high-speed digital clock. DDS techniques for generating analog clocks are well known in the art and generally involve driving a counter with a digital clock, such that the counter incrementally advances a summed value with each subsequent clock period. The count value is referenced to a look-up table or memory for a digital representation of an analog sine wave. The digital representation is then fed through a digital-to-analog converter (DAC) to produce the analog signal. Further conditioning of the analog signal often occurs to form the desired analog clock
To predict the relative phases between the digital master clock and the DDS-generated analog clock, the tester described above drives the DDS module with a 500 MHz digital signal that, in turn, is referenced to a 100 MHz master oscillator. The 500 MHz clock provides five potential rising-edges for generating an analog clock edge within the reference 100 MHz clock period. A processor evaluates the edges to determine which digital edge lies coincident with the analog edge. This information is then fed to an opcode passing mechanism to avoid “tossing” microcode during the 100 MHz period of the digital master oscillator that includes the analog edge.
While this system works well for its intended applications, the implementation of a 500 MHz clock to provide finer resolution in the edge prediction technique presents some problems. First, generating a 500 MHz waveform often uses a combination of lower-speed modules multiplexed and interleaved to create a higher frequency signal. Not only is this often fairly costly in terms of hardware, but the time expended in controlling and maintaining the calibration of such a high-frequency device creates additional costs. In addition, as the speed of operation is increased, creating a 5× clock becomes a technical problem which itself limits the range of application of the invention.
What is needed and heretofore unavailable is an analog clock module that provides a cost-effective approach to generate an analog clock from a digital clock and predict the relative phase relationships between the respective clocks. Moreover, the need exists for an analog clock that maintains a relatively stable calibration, and automatically calibrates. Additionally, the need exists for such an analog clock having independent adjustable controls to manipulate the analog clock with respect to the digital clock. The analog clock module of the present invention satisfies these needs.
SUMMARY OF THE INVENTION
The analog clock module of the present invention provides a convenient way to generate a relatively cost-effective and stable analog clock from a digital clock, and to predict the relative phase relationship between the two clocks. This is done in a manner that requires fewer calibrations of the analog clock, and enables automatic calibration during operation. Moreover, the invention is conveniently implemented in a single integrated circuit structure to minimize hardware costs and improve mixed-signal device performance.
To realize the foregoing advantages, the invention in one form comprises an analog clock apparatus including a digital clock source for producing a digital waveform of a predetermined frequency and a direct-digital-synthesizer. The synthesizer has an input to receive the digital waveform and is operative to generate a resultant analog waveform. Prediction logic is coupled to the digital clock source and the synthesizer for determining the relative phase relationships between the digital waveform and the analog waveform. The prediction logic is responsive to a prediction clock having a clock frequency approximating that of said digital clock source.
In another form, the invention comprises an analog clock apparatus including a digital clock source for producing a digital waveform of a predetermined frequency and a direct-digital-synthesizer having a clock input to receive the digital waveform. The synthesizer is operative to generate an analog waveform and further includes a plurality of independently adjustable waveform parameter inputs.
In yet another form, the invention comprises an analog clock apparatus including a digital clock source for producing a digital waveform of a predetermined frequency and a direct-digital-synthesizer having an input to receive the digital waveform. The synthesizer is operative to generate an analog waveform. Opcode passing circuitry is included for synchronizing the deterministic handoff of opcode from the digital domain to the analog domain.
A further form of the invention comprises an analog control extension apparatus for interfacing analog instruments to a mixed-signal automatic tester. The analog control extension apparatus includes a mainframe distribution module having respective inputs and outputs to and from the tester, and a control vector module coupled to the mainframe distribution module. An analog clock apparatus is responsive to the control vector module for generating a resultant analog clock signal. The analog clock apparatus includes a digital clock source for producing a digital waveform of a predetermined frequency and a direct-digital-synthesizer. The synthesizer has an input to receive the digital waveform and is operative to generate the resultant analog waveform. Prediction logic is coupled to the digital clock source and the synthesizer for determining the relative phase relationships between the digital waveform and the analog waveform. The p
Brown Benjamin
Gage Robert Bruce
Kreisman Lance M.
Lam Tuan T.
LandOfFree
Analog clock module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog clock module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog clock module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2576773