Dynamic magnetic information storage or retrieval – General recording or reproducing – Specifics of biasing or erasing
Patent
1986-07-24
1988-06-07
Cardillo, Raymond F.
Dynamic magnetic information storage or retrieval
General recording or reproducing
Specifics of biasing or erasing
307549, 307567, G11B 5024, G11B 503
Patent
active
047500611
ABSTRACT:
An amplitude limiter circuit including first and second semiconductor elements of different conductivity types having their emitters connected with each other, first and second impedance elements connected to bases of said first and second semiconductor elements, respectivly, a switch and a capacitor connecting said first and second impedance elements, a third impedance element through which continuous oscillation is fed to the emitters of said first and second semiconductor elements, and means for applying control signal to said switch to operate said switch, thereby producing damped oscillation signal which finally reduces to zero.
REFERENCES:
patent: 3666893 (1972-05-01), Fujiwara et al.
Canon Kabushiki Kaisha
Cardillo Raymond F.
Fournier Kevin J.
LandOfFree
Amplitude limiter circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Amplitude limiter circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplitude limiter circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-847945