Amplifiers – With semiconductor amplifying device – Including differential amplifier
Patent
1995-09-29
1997-06-24
Mullins, James B.
Amplifiers
With semiconductor amplifying device
Including differential amplifier
330304, 330306, H03F 134
Patent
active
056420790
ABSTRACT:
An amplifier for providing a pole/zero compensated output signal by generating multiple pole/zero pairs at predetermined increasing frequencies, with the number of pole/zero pairs occurring at the increasing frequencies increasing geometrically. The amplifier includes three amplifier circuits cascaded in series to generate a first pole/zero pair at a predetermined frequency, and a second and a third pole/zero pair both generated at a second frequency two octaves above the first pole/zero pair. The first amplifier circuit configured to generate the first pole/zero pair and the second and third amplifier circuits each configured to generate the second and third pole/zero pairs. The relative spacing between each pole and its corresponding zero determines the amount of compensation performed.
REFERENCES:
patent: 3383616 (1968-05-01), Friend et al.
patent: 3444474 (1969-05-01), Borenstein et al.
patent: 3530395 (1970-09-01), Prusha
patent: 4458212 (1984-07-01), Brehmer et al.
patent: 4634986 (1987-01-01), Brookshier
patent: 4862103 (1989-08-01), Funada
patent: 5079514 (1992-01-01), Mijuskovic
patent: 5198700 (1993-03-01), Whiteside
patent: 5406220 (1995-04-01), Jones III et al.
M. Ismail, et al. "A New MOSFET-C Universal Filter Structure for VLSI", IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp.183-194.
A. Abidi, "Linearization of Voltage-Controlled Oscillators Using Switched-Capacitor Feedback", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3, Jun. 1987, pp. 494-496.
M. H. Wakayama, et al., "A 30MHz Voltage-Controlled Oscillator with 0.17% Linearity", IEEE International Solid-State Circuits Conference, 1987, pp. 220-221.
Y. Tsividis, et al. "Continuous-Time MOSFET-C Filters in VLSI", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 1, Feb. 1986, pp. 15-30.
D. Inami, et al. "An Adaptive Line Equalizer LSI for ISDN Subscriber Loops", IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 657-663.
M. Ishikawa, et al. "A CMOS Adaptive Line Equalizer", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, Oct. 1984, pp. 788-793.
H. Takatori, et al. "Low-Power Line Equalizer for Digital Subscriber Loop" 1984 IEEE, 1984 IEEE, Section 1.6.1-1.6.6, pp. 26-31.
T. Suzuki et al. "A CMOS Switched-Capacitor Variable Line Equalizer" IEEE Journal of Solid-State Circuits, vol. SC-18, No. 6, Dec. 1983, pp. 700-705.
C. Rahim et al. "A High Performance Custom Standard Cell CMOS Equalizer for Telecommunications Applications" IEEE 1986 Custom Integrated Circuits Conference, pp. 391-394.
Dallas Semiconductor Corporation
Mullins James B.
LandOfFree
Amplifier with pole/zero compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Amplifier with pole/zero compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier with pole/zero compensation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-151235