Amplifiers – With semiconductor amplifying device – Including plural stages cascaded
Reexamination Certificate
2011-03-22
2011-03-22
Choe, Henry K (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including plural stages cascaded
C330S296000
Reexamination Certificate
active
07911279
ABSTRACT:
An amplifying device includes a cascode amplifier and a biasing circuit. The cascode amplifier is configured to receive an input signal and to output an amplified output signal corresponding to the input signal. The biasing circuit is configured to bias the cascode amplifier, the biasing circuit including a first current mirror and a second current mirror stacked on the first current mirror. The biasing circuit improves linearity of the cascode amplifier across a wide temperature range.
REFERENCES:
patent: 4663599 (1987-05-01), Patch
patent: 6271695 (2001-08-01), Gramegna et al.
patent: 6778016 (2004-08-01), Luo
patent: 6987422 (2006-01-01), Vice
Chow Yut Hoong
Tan Hiang Teik
Avago Technologies Wireless IP (Singapore) Pte. Ltd.
Choe Henry K
LandOfFree
Amplifier with bias circuit providing improved linearity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Amplifier with bias circuit providing improved linearity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier with bias circuit providing improved linearity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2770529