Amplifiers – With semiconductor amplifying device – Including plural stages cascaded
Reexamination Certificate
2011-03-08
2011-03-08
Mottola, Steven J (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including plural stages cascaded
C330S283000
Reexamination Certificate
active
07902925
ABSTRACT:
An amplifier, which has good linearity and noise performance, includes first, second, third, and fourth transistors and an inductor. The first and second transistors are coupled as a first cascode pair, and the third and fourth transistors are coupled as a second cascode pair. The third transistor has its gate coupled to the source of the second transistor, and the fourth transistor has its drain coupled to the drain of the second transistor. The first transistor provides signal amplification. The second transistor provides load isolation and generates an intermediate signal for the third transistor. The third transistor generates distortion components used to cancel third order distortion component generated by the first transistor. The inductor provides source degeneration for the first transistor and improves distortion cancellation. The sizes of the second and third transistors are selected to reduce gain loss and achieve good linearity for the amplifier.
REFERENCES:
patent: 5497123 (1996-03-01), Main et al.
patent: 6473595 (2002-10-01), Kim et al.
patent: 6801089 (2004-10-01), Costa et al.
patent: 7071779 (2005-12-01), Shi et al.
patent: 7015753 (2006-03-01), Posner et al.
patent: 2002/0041212 (2002-04-01), Bruck et al.
patent: 2005/0176399 (2005-08-01), Aparin
patent: 57164602 (1982-10-01), None
patent: 08097644 (1996-04-01), None
patent: 200037693 (2000-07-01), None
patent: 100388373 (2003-09-01), None
Ding et al. “A+18dBm IIP3 LNA in 0.35 μm CMOS” ISSCC 2001/ Session 10/ Wireless Building Blocks 1/10.5 pp. 162-162-163, 443.
Aparin et al. “Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifiers:” IEEE Transactions on Microwave Theory and Techniques, vol. 52, No. 2, Feb. 2005, pp. 571-581.
International Search Report PCT/US06/029905-International Search Authority-European Patent Office Nov. 22, 2006.
Yanduru N K et al: “A WCDMA, GSM/GPRS/EDGE Receiver Front End without Interstage SAW Filter” Radio Frequency Integrated Circuits (RFIC) Sumposium, 2006 IEEE San Francisco, CA Jun. 11-13, Piscataway, NJ, USA, IEEE, Jun. 11, 2006, pp. 9-12, XP010925083.
Che-Hong Liao et al: “A 5.7-GHZ 0.18-/spl mu/m CMOS gain-controlled differential LNA with current reuse for WLAN receiver” IEEE Microwave and Wireless Componets Letter, IEEE Service Center, New York, NY, US. vol. 13, No. 12, Dec. 1, 2003, pp. 526-5.
Written Opinion - PCT/US06/029905—International Search Authority—European Patent Office Nov. 22, 2006.
Aparin Vladimir
Barnett Kenneth Charles
Kim Nam-soo
Hooks William M.
Mottola Steven J
Qualcomm Incorporated
Seo Howard S.
LandOfFree
Amplifier with active post-distortion linearization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Amplifier with active post-distortion linearization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier with active post-distortion linearization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2642090