Amplifier circuit arrangement for eliminating input signal offse

Details Amplifier circuit arrangement for eliminating input signal offse Amplifier circuit arrangement for eliminating input signal offse

1984-06-22

1986-04-01

Mullins, James B.

Amplifiers

With periodic switching input-output

330 51, 330107, H03F 126

Patent

active

045801037

ABSTRACT:
In a semiconductor integrated circuit comprising an amplifier for detecting the presence of a carrier on an incoming wave signal, in order to suppress dc offset in the incoming wave and at the same time minimize any inherent input amplifier offset, the amplifier is supplied with a switched capacitor input network connected between a first input terminal of the amplifier and a circuit input terminal for receiving an incoming signal, and with a switched capacitor feedback network connected between an output terminal of the amplifier and a second (opposite polarity) input terminal of the amplifier.

REFERENCES:
Gregorian et al., "MOS Sampled-Data High-Pass Filters Using Switched-Capacitor Integrators", Microelectronics Journal, vol. 11, No. 2, Mar.-Apr. 1980, pp. 22-25.

Affiliated with

Also associated with

Rating

Amplifier circuit arrangement for eliminating input signal offse does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Amplifier circuit arrangement for eliminating input signal offse, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier circuit arrangement for eliminating input signal offse will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1086841