Amplifier bias techniques

Details Amplifier bias techniques Amplifier bias techniques

2011-01-18

2011-01-18

Choe, Henry K (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including push-pull amplifier

C330S261000

Reexamination Certificate

active

07872531

ABSTRACT:
Techniques for generating a bias voltage for a class AB amplifier having first and second active transistors. In an exemplary embodiment, a diode-coupled first transistor supports a first current, and the gate voltage of the first transistor is coupled to the gate voltage of the first active transistor. The first current is split into a second current and a first auxiliary current supported by a second transistor, which is biased at a desired common-mode output voltage of the class AB amplifier. The first auxiliary current is further combined with a third current to be supported by a third transistor, with the third transistor configured to replicate the characteristic of the second active transistor. Further techniques are provided for setting the drain voltage of the third transistor to be close to the common-mode output voltage. The techniques described herein may be used to provide a bias voltage for the NMOS and/or PMOS active transistors in a class AB amplifier.

REFERENCES:
patent: 6828856 (2004-12-01), Sanchez et al.
patent: 7042290 (2006-05-01), Zhang et al.
patent: 7342450 (2008-03-01), Jones
patent: 7733181 (2010-06-01), Jaeger et al.

Affiliated with

Also associated with

Rating

Amplifier bias techniques does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Amplifier bias techniques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier bias techniques will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2727491